summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/arm/bcm
diff options
context:
space:
mode:
authorFlorian Fainelli <f.fainelli@gmail.com>2017-09-28 16:14:54 -0700
committerFlorian Fainelli <f.fainelli@gmail.com>2017-10-12 11:30:01 -0700
commitbc811c697b13dcb5abac9a410527859aca095a9c (patch)
tree8b2f0eeb341a490342a2900eca5b47c4c6c82798 /Documentation/devicetree/bindings/arm/bcm
parent7030ea600d560026b91726f2eb79c856b813afa9 (diff)
dt-bindings: Add documentation for Broadcom Hurricane 2 SoCs
Add binding documentation for the Broadcom Hurricane 2 SoCs used in switching control planes. Acked-by: Jon Mason <jon.mason@broadcom.com> Signed-off-by: Florian Fainelli <f.fainelli@gmail.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
Diffstat (limited to 'Documentation/devicetree/bindings/arm/bcm')
-rw-r--r--Documentation/devicetree/bindings/arm/bcm/brcm,hr2.txt14
1 files changed, 14 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/arm/bcm/brcm,hr2.txt b/Documentation/devicetree/bindings/arm/bcm/brcm,hr2.txt
new file mode 100644
index 000000000000..a124c7fc4dcd
--- /dev/null
+++ b/Documentation/devicetree/bindings/arm/bcm/brcm,hr2.txt
@@ -0,0 +1,14 @@
+Broadcom Hurricane 2 device tree bindings
+---------------------------------------
+
+Broadcom Hurricane 2 family of SoCs are used for switching control. These SoCs
+are based on Broadcom's iProc SoC architecture and feature a single core Cortex
+A9 ARM CPUs, DDR2/DDR3 memory, PCIe GEN-2, USB 2.0 and USB 3.0, serial and NAND
+flash and a PCIe attached integrated switching engine.
+
+Boards with Hurricane SoCs shall have the following properties:
+
+Required root node property:
+
+BCM53342
+compatible = "brcm,bcm53342", "brcm,hr2";