summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/meson8m2-mxiii-plus.dts
diff options
context:
space:
mode:
authorStefan Agner <stefan@agner.ch>2020-12-07 18:58:01 +0100
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>2020-12-30 11:51:20 +0100
commit13f4c61d2f5c3502f37e57df3d3ff2b5102b7be7 (patch)
tree4114e55e94715f89d7b4ed5a6ea553c2f066e59a /arch/arm/boot/dts/meson8m2-mxiii-plus.dts
parent154105c0ba5649fa998ca0c12cf41e673bd89e4d (diff)
ARM: dts: meson: fix PHY deassert timing requirements
[ Upstream commit 656ab1bdcd2b755dc161a9774201100d5bf74b8d ] According to the datasheet (Rev. 1.9) the RTL8211F requires at least 72ms "for internal circuits settling time" before accessing the PHY registers. On similar boards with the same PHY this fixes an issue where Ethernet link would not come up when using ip link set down/up. Fixes: a2c6e82e5341 ("ARM: dts: meson: switch to the generic Ethernet PHY reset bindings") Reviewed-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> Tested-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> # on Odroid-C1+ Signed-off-by: Stefan Agner <stefan@agner.ch> Signed-off-by: Kevin Hilman <khilman@baylibre.com> Link: https://lore.kernel.org/r/ff78772b306411e145769c46d4090554344db41e.1607363522.git.stefan@agner.ch Signed-off-by: Sasha Levin <sashal@kernel.org>
Diffstat (limited to 'arch/arm/boot/dts/meson8m2-mxiii-plus.dts')
-rw-r--r--arch/arm/boot/dts/meson8m2-mxiii-plus.dts2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/boot/dts/meson8m2-mxiii-plus.dts b/arch/arm/boot/dts/meson8m2-mxiii-plus.dts
index d54477b1001c..84b6ed51099d 100644
--- a/arch/arm/boot/dts/meson8m2-mxiii-plus.dts
+++ b/arch/arm/boot/dts/meson8m2-mxiii-plus.dts
@@ -83,7 +83,7 @@
reg = <0>;
reset-assert-us = <10000>;
- reset-deassert-us = <30000>;
+ reset-deassert-us = <80000>;
reset-gpios = <&gpio GPIOH_4 GPIO_ACTIVE_LOW>;
};
};