summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/fsl-imx8qm-mek.dts
diff options
context:
space:
mode:
authorGao Pan <pandy.gao@nxp.com>2017-12-04 16:02:59 +0800
committerJason Liu <jason.hui.liu@nxp.com>2019-02-12 10:29:37 +0800
commit90a158e527e78f6a24f361206e7bec41c5f95e21 (patch)
treeda343af22eed9cf8d625b0ea8aad102c962e8fb5 /arch/arm64/boot/dts/freescale/fsl-imx8qm-mek.dts
parenta68c9467e2ea77df653f9a543758015776fecb91 (diff)
MLK-17075 arm64: dts: enable i2c0 and add sensor support imx8qm-mek
enable i2c0 add sensor support imx8qm-mek: isl29023, fxos8700, fxas2100x, mpl3115 Signed-off-by: Gao Pan <pandy.gao@nxp.com>
Diffstat (limited to 'arch/arm64/boot/dts/freescale/fsl-imx8qm-mek.dts')
-rw-r--r--arch/arm64/boot/dts/freescale/fsl-imx8qm-mek.dts50
1 files changed, 50 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8qm-mek.dts b/arch/arm64/boot/dts/freescale/fsl-imx8qm-mek.dts
index e14c456a41bc..d749425c3b28 100644
--- a/arch/arm64/boot/dts/freescale/fsl-imx8qm-mek.dts
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8qm-mek.dts
@@ -328,6 +328,19 @@
>;
};
+ pinctrl_i2c0: i2c0grp {
+ fsl,pins = <
+ SC_P_HDMI_TX0_TS_SCL_DMA_I2C0_SCL 0x0600004c
+ SC_P_HDMI_TX0_TS_SDA_DMA_I2C0_SDA 0x0600004c
+ >;
+ };
+
+ pinctrl_isl29023: isl29023grp {
+ fsl,pins = <
+ SC_P_USDHC2_WP_LSIO_GPIO4_IO11 0x00000021
+ >;
+ };
+
pinctrl_i2c1: i2c1grp {
fsl,pins = <
SC_P_GPT0_CLK_DMA_I2C1_SCL 0x0600004c
@@ -578,6 +591,43 @@
};
};
+&i2c0 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ clock-frequency = <100000>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c0>;
+ status = "okay";
+
+ isl29023@44 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_isl29023>;
+ compatible = "fsl,isl29023";
+ reg = <0x44>;
+ rext = <499>;
+ interrupt-parent = <&gpio4>;
+ interrupts = <11 2>;
+ };
+
+ fxos8700@1e {
+ compatible = "fsl,fxos8700";
+ reg = <0x1e>;
+ interrupt-open-drain;
+ };
+
+ fxas2100x@20 {
+ compatible = "fsl,fxas2100x";
+ reg = <0x20>;
+ interrupt-open-drain;
+ };
+
+ mpl3115@60 {
+ compatible = "fsl,mpl3115";
+ reg = <0x60>;
+ interrupt-open-drain;
+ };
+};
+
&i2c1 {
#address-cells = <1>;
#size-cells = <0>;