summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/fsl-imx8qp-lpddr4-arm2.dts
diff options
context:
space:
mode:
authorTeo Hall <teo.hall@nxp.com>2018-04-26 18:41:06 -0500
committerJason Liu <jason.hui.liu@nxp.com>2019-02-12 10:32:04 +0800
commite3d4e9b7062334a392cd832a5069ab4a30ef94f8 (patch)
tree67ee4e300d7533e413be0596657d504caeeb35fa /arch/arm64/boot/dts/freescale/fsl-imx8qp-lpddr4-arm2.dts
parent3f5c4745632fcbfcadf11eff091cf7dcfa062747 (diff)
MLK-18090: Add support for DM/QP
Add dtsi and ARM2 board configurations for QP/DM 8QM derivatives. Separate out ARM2 specific details from device details. Signed-off-by: Teo Hall <teo.hall@nxp.com>
Diffstat (limited to 'arch/arm64/boot/dts/freescale/fsl-imx8qp-lpddr4-arm2.dts')
-rw-r--r--arch/arm64/boot/dts/freescale/fsl-imx8qp-lpddr4-arm2.dts30
1 files changed, 7 insertions, 23 deletions
diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8qp-lpddr4-arm2.dts b/arch/arm64/boot/dts/freescale/fsl-imx8qp-lpddr4-arm2.dts
index 00446b80bf44..969869097ed5 100644
--- a/arch/arm64/boot/dts/freescale/fsl-imx8qp-lpddr4-arm2.dts
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8qp-lpddr4-arm2.dts
@@ -1,5 +1,5 @@
+// SPDX-License-Identifier: GPL-2.0+
/*
- * Copyright (C) 2016 Freescale Semiconductor, Inc.
* Copyright 2018 NXP
*
* This program is free software; you can redistribute it and/or
@@ -13,29 +13,13 @@
* GNU General Public License for more details.
*/
-#include "fsl-imx8qm-lpddr4-arm2.dts"
+/dts-v1/;
-/ {
- model = "Freescale i.MX8QP ARM2";
- compatible = "fsl,imx8qm-arm2", "fsl,imx8qm";
-};
-
-&gpu_3d0 {
- assigned-clock-rates = <625000000>, <625000000>;
-};
+#include "fsl-imx8qp.dtsi"
-&gpu_3d1 {
- assigned-clock-rates = <625000000>, <625000000>;
-};
-
-&A72_1 {
- device_type = "";
-};
+#include "fsl-imx8q-arm2.dtsi"
-&imx8_gpu_ss {/*<freq-kHz vol-uV>*/
- operating-points = <
-/*nominal*/ 625000 0
- 625000 0
-/*underdrive*/ 400000 0 /*core/shader clock share the same frequency on underdrive mode*/
- >;
+/ {
+ model = "Freescale i.MX8QP ARM2";
+ compatible = "fsl,imx8qp-arm2", "fsl,imx8qp", "fsl,imx8qm";
};