diff options
| author | Minjie Zhuang <minjie.zhuang@nxp.com> | 2019-09-06 16:32:27 +0800 |
|---|---|---|
| committer | Dong Aisheng <aisheng.dong@nxp.com> | 2019-11-25 16:07:35 +0800 |
| commit | 4cefbf217d0bf6efa6ed4a67b3fc76374eaca292 (patch) | |
| tree | 1e4e32814d7b5ba18bc7048467c94cd9d6af708d /arch/arm64/boot/dts/freescale/imx8qm-ss-gpu.dtsi | |
| parent | 596b29d461786e8fdb31b61cc98a12fe53ecb90d (diff) | |
arm64: dts: imx8qm/imx8qxp: Add GPU devices for 8QM/8QXP
Add gpu in device tree:
arm64/boot/dts/freescale/imx8-ss-gpu0.dtsi
arm64/boot/dts/freescale/imx8-ss-gpu1.dtsi
arm64/boot/dts/freescale/imx8qm-mek.dts
arm64/boot/dts/freescale/imx8qm-ss-gpu.dtsi
arm64/boot/dts/freescale/imx8qm.dtsi
arm64/boot/dts/freescale/imx8qxp-ss-gpu.dtsi
arm64/boot/dts/freescale/imx8qxp.dtsi
Signed-off-by: Minjie Zhuang <minjie.zhuang@nxp.com>
Diffstat (limited to 'arch/arm64/boot/dts/freescale/imx8qm-ss-gpu.dtsi')
| -rw-r--r-- | arch/arm64/boot/dts/freescale/imx8qm-ss-gpu.dtsi | 21 |
1 files changed, 21 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/freescale/imx8qm-ss-gpu.dtsi b/arch/arm64/boot/dts/freescale/imx8qm-ss-gpu.dtsi new file mode 100644 index 000000000000..0dfefc40f3d3 --- /dev/null +++ b/arch/arm64/boot/dts/freescale/imx8qm-ss-gpu.dtsi @@ -0,0 +1,21 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright 2019 NXP + * Dong Aisheng <aisheng.dong@nxp.com> + */ + +&gpu_3d0 { + assigned-clock-rates = <800000000>, <1000000000>; + fsl,sc_gpu_pid = <IMX_SC_R_GPU_0_PID0>; +}; + +&gpu1_subsys { + imx8_gpu_ss: imx8_gpu1_ss { + compatible = "fsl,imx8qm-gpu", "fsl,imx8-gpu-ss"; + cores = <&gpu_3d0>, <&gpu_3d1>; + reg = <0x80000000 0x80000000>, <0x0 0x10000000>; + reg-names = "phys_baseaddr", "contiguous_mem"; + depth-compression = <0>; + status = "disabled"; + }; +}; |