Age | Commit message (Collapse) | Author |
|
|
|
|
|
This enables the buffers which bring the WE# signal to SODIMM-93/99
and tri-states the CPU pins directly connected to SODIMM-93/99.
|
|
All pins not assigned to other functionality are muxed to be
gpio. This allows for later sysfs access to these pins.
Some USB OTG control signals are among the list as the driver for
these is not yet ready.
|
|
UART A was lacking DCD/DSR/DTR muxing,
UART C pinmuxing was set for DCE.
|
|
MIC_GND is controlled with a FET. With a pullup set in the dtb MIC_GND
is active by default.
|
|
On the evaluation board is a pull down on this line, thus
low active makes more sense.
|
|
|
|
With DMA_API_DEBUG set, following warnings are emitted
(tested on CAAM accelerator):
DMA-API: device driver maps memory from kernel text or rodata
DMA-API: device driver maps memory from stack
and the culprits are:
-key in __test_aead and __test_hash
-result in __test_hash
MAX_KEYLEN is changed to accommodate maximum key length from
existing test vectors in crypto/testmgr.h (131 bytes) and rounded.
Signed-off-by: Horia Geanta <horia.geanta@freescale.com>
Acked-by: Kim Phillips <kim.phillips@freescale.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
|
|
With DMA-API debug enabled testmgr triggers a "DMA-API: device driver maps memory from stack" warning, when tested on a crypto HW accelerator.
Signed-off-by: Tadeusz Struk <tadeusz.struk@intel.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
|
|
memory mapping"
This reverts commit 321862cbad506707fe9d0ae4dcca24a865a5feea.
this patch is from Vivante without test, it causes X issue
Date: Sep 18, 2014
Signed-off-by: Xianzhong <b07117@freescale.com>
Acked-by: Jason Liu
(cherry picked from commit 7cc50eb75efb4c8d41e48577dc020a700ddb1039)
|
|
Enable the external memory bus, aka weim.
Define a sram at CS0 and one at CS1, each in non multiplexed mode.
|
|
Evaluate the ranges property of the weim node to setup the chip select
memory map in IOMUXC_GPR1.
Note that the implementation assumes the ranges property to be sorted from CS0
to the last CS used.
e.g. for CS0, CS1, CS2 used, each having a range of 32MB:
ranges = <0 0 0x08000000 0x02000000
1 0 0x0a000000 0x02000000
2 0 0x0c000000 0x02000000>;
|
|
|
|
|
|
Fix the mapping of PWM<A> to SOC pwmX mapping and
set the second SOC pin to input on PWM<A>, PWM<D>.
|
|
|
|
Signed-off-by: Max Krummenacher <max.krummenacher@toradex.com>
|
|
|
|
Make the CMA size half the RAM size or 256MB whatever is less.
Thus on a Colibri iMX6S (with 256MB RAM) CMA will be 128MB,
on a Colibri iMX6DL (with 512MB RAM) CMA will be 256MB.
|
|
pixeldata is sampled on the positve pixelclk edge.
|
|
|
|
|
|
Colibri/Apalis Txx and Colibri VFxx have this configuration
also not set. Be consistent.
|
|
|
|
|
|
|
|
|
|
|
|
Introduced with c87ddbb1325a448d56a920513206592f03bca117
|
|
Move wl_surface_commit to work thread.
Fix memory leak in wl_egl_window_resize.
Date: Jul 10, 2014
Signed-off-by Yong Gan <yong.gan@freescale.com>
Acked-by: Jason Liu
(cherry picked from commit c114ec8a4c74fc2a2d0f64c60031c66d2225ff83)
(cherry picked from commit dac46dcf913585956a0e7a838e6f4b7465f00f57)
|
|
Vivante patch name:
fix_fsl_2d_base_on_p13.v2.rls.diff
-Updated the outstanding request limit to 12.
-Refined the 2D chip feature check.
-Refine the 2D cache flush operation
(avoid FE and PE access memory through the same port).
-Enable cache flush for filterblt.
-Dynamic enabling SPLIT_RECT by checking chip feature(disable for us)
-Use brush stretch blt for clear operation.
-Enable SplitFilterBlit to workaround the 2d hang issue in filterblit case.
-Refine 2d line operation.
Date: May 05, 2014
Signed-off-by: Loren Huang <b02279@freescale.com>
Acked-by: Shawn Guo
(cherry picked from commit 479b9125caefc45451aa1c4a1b7f2704b57831fa)
(cherry picked from commit ba5139e1daa3f5834b061a099bcec8e85575a2c0)
|
|
|
|
|
|
|
|
|
|
Fix PCIe operation by disabling RC/EP test mode which according to the
following community forum post is only used on the PCIe EP/RC
validation system and otherwise prevent PCIe from working properly:
https://community.freescale.com/thread/328257
|
|
separate GPU low memory killer and GPU reserve memory account query code,
so that we can separate control GPU low memory killer and android system
low memory killer to query the reserve memory account.
Signed-off-by: Richard Liu <r66033@freescale.com>
(cherry picked from commit 6fbb4058a21d24384e4c8f2d3fd8ef33c2141302)
(cherry picked from commit dde88d1e7c3173c16844c9a0fa7f84365fa4ed76)
|
|
clock & power
GPU recovery is disabled by default, GPU kernel driver will dump hardware status,
but if GPU clock & power is truned off, system will get frozen unexpectedly.
this fix is to avoid system freeze by detecting clock & power state.
Date: Jul 14, 2014
Signed-off-by: Xianzhong <b07117@freescale.com>
Acked-by: Shawn Guo
(cherry picked from commit 05fd7bf5615a9ccde4af97ff7dcae3e7e2c9a86a)
(cherry picked from commit 7c094ccb55e4a70ada5d7c2df8b6d3816956333a)
|
|
read the chips temperature in millikelvin
while at it sort the #include directives in alphabetical order.
|
|
imx6qdl-apalis.dtsi: enable stmpe-adc in device tree
defconfig: add stmpe-adc to minimal defconfig
|
|
|
|
This adds an ADC driver for the STMPE device using the industrial
input/output interface. The driver supports raw reading of values.
The driver depends on the MFD stmpe driver. If the touchscreen
block is enabled too, only for of the 8 ADC channels are available.
Conflicts:
drivers/mfd/Kconfig
drivers/staging/iio/adc/Kconfig
drivers/staging/iio/adc/Makefile
Adaptions due to staging iio subsystem changes:
drivers/staging/iio/adc/stmpe-adc.c
|
|
In order to use the auxiliar ADC inputs of STMPE811 devices we need
to add resources for the ADC block. Also move the ADC macros from
the touchscreen driver to the general header file. We will need them
for the ADC driver in future.
Conflicts:
drivers/mfd/stmpe.c
|
|
|
|
Add groups required by colibri-imx6
|
|
fix invalid access issue in GPU kernel triggered with the certain condition,
memory extensive type exceed 256 and will cause memory overwriting issue
Date: Jul 14, 2014
Signed-off-by: Xianzhong <b07117@freescale.com>
Acked-by: Jason Liu
(cherry picked from commit 0db530ceadb9e1559793c725d4ab576370ffb1c2)
|
|
the root cause is video memory mutex is not global variable,
it will cause video memory managment problem with mixed 2D/3D/VG.
kernel panic with multiple instances stress test running glesx_viv.sh.
Date: Jul 31, 2014
Signed-off-by: Xianzhong <b07117@freescale.com>
Acked-by: Jason Liu
(cherry picked from commit 02bdc91149f077aba37c790aca1e59041d473f71)
(cherry picked from commit 26c25e084b4137bf19aaa20e5075bb3c16096066)
(cherry picked from commit 94c683128e5b7b2d2aaa92de28a32500926b0fad)
|
|
it is caused when multiple threads try to kill same one process,
the global semaphore is used to avoid this conflict.
Date: Jun 05, 2014
Signed-off-by: Xianzhong <b07117@freescale.com>
Acked-by: Jason Liu
(cherry picked from commit 48c860eba3aae80c85587a37a858082b3a8b7b08)
(cherry picked from commit d6acc3d27428be0d0b4682ab86b76de03c54efab)
|
|
GPU memory node should not be used after node structure is destoryed,
that will cause random GPU memory data corruption issue in Android platform.
the issue can be reproduced when run cts -p android.opengl repeatly(more than 100 times)
Date: May 28, 2014
Signed-off-by: Xianzhong <b07117@freescale.com>
Acked-by: Jason Liu
(cherry picked from commit 36dbe12f0dbd01dd7ef10b52a9c508fa5d7d19d0)
(cherry picked from commit c81d392b824699088f88d4552cb1935d94d89dc3)
|