summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/imx8mq.dtsi
AgeCommit message (Collapse)Author
2020-10-29Merge tag 'v5.4.73' into 5.4-2.1.x-imxAndrey Zhizhikin
This is the 5.4.73 stable release Conflicts: - arch/arm/boot/dts/imx6sl.dtsi: Commit [a1767c90194e2] in NXP tree is now covered with commit [5c4c2f437cead] from upstream. - drivers/gpu/drm/mxsfb/mxsfb_drv.c: Resolve merge hunk for patch [ed8b90d303cf0] from upstream - drivers/media/i2c/ov5640.c: Patch [aa4bb8b8838ff] in NXP tree is now covered by patches [79ec0578c7e0a] and [b2f8546056b35] from upstream. Changes from NXP patch [99aa4c8c18984] are covered in upstream version as well. - drivers/net/ethernet/freescale/fec_main.c: Fix merge fuzz for patch [9e70485b40c83] from upstream. - drivers/usb/cdns3/gadget.c: Keep NXP version of the file, upstream version is not compatible. - drivers/usb/dwc3/core.c: - drivers/usb/dwc3/core.h: Fix merge fuzz of patch [08045050c6bd2] together wth NXP patch [b30e41dc1e494] - sound/soc/fsl/fsl_sai.c: - sound/soc/fsl/fsl_sai.h: Commit [2ea70e51eb72a] in NXP tree is now covered with commit [1ad7f52fe6683] from upstream. Signed-off-by: Andrey Zhizhikin <andrey.zhizhikin@leica-geosystems.com>
2020-10-29arm64: dts: imx8mq: Add missing interrupts to GPCKrzysztof Kozlowski
[ Upstream commit 791619f66843a213784efb2f171be98933bad991 ] The i.MX General Power Controller v2 device node was missing interrupts property necessary to route its interrupt to GIC. This also fixes the dbts_check warnings like: arch/arm64/boot/dts/freescale/imx8mq-evk.dt.yaml: gpc@303a0000: {'compatible': ... '$nodename': ['gpc@303a0000']} is not valid under any of the given schemas arch/arm64/boot/dts/freescale/imx8mq-evk.dt.yaml: gpc@303a0000: 'interrupts' is a required property Fixes: fdbcc04da246 ("arm64: dts: imx8mq: add GPC power domains") Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org> Reviewed-by: Lucas Stach <l.stach@pengutronix.de> Signed-off-by: Shawn Guo <shawnguo@kernel.org> Signed-off-by: Sasha Levin <sashal@kernel.org>
2020-09-17Merge tag 'v5.4.66' into 5.4-2.1.x-imxAndrey Zhizhikin
This is the 5.4.66 stable release Signed-off-by: Andrey Zhizhikin <andrey.zhizhikin@leica-geosystems.com>
2020-09-17arm64: dts: imx8mq: Fix TMU interrupt propertyKrzysztof Kozlowski
[ Upstream commit 1f2f98f2703e8134678fe20982886085631eda23 ] "interrupt" is not a valid property. Using proper name fixes dtbs_check warning: arch/arm64/boot/dts/freescale/imx8mq-zii-ultra-zest.dt.yaml: tmu@30260000: 'interrupts' is a required property Fixes: e464fd2ba4d4 ("arm64: dts: imx8mq: enable the multi sensor TMU") Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org> Signed-off-by: Shawn Guo <shawnguo@kernel.org> Signed-off-by: Sasha Levin <sashal@kernel.org>
2020-08-31arm64: dts: imx8m: change ocotp node name on i.MX8M SoCsAnson Huang
Change OCOTP node name from ocotp-ctrl to efuse to be compliant with yaml schema, it requires the nodename to be one of "eeprom|efuse|nvram". Signed-off-by: Anson Huang <Anson.Huang@nxp.com> Reviewed-by: Fugang Duan <fugang.duan@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org> (cherry picked from commit 12fa1078efc871604d62e992cb8a038421b82096) Signed-off-by: Andrey Zhizhikin <andrey.z@gmail.com>
2020-05-15MLK-24046 arm64: dts: imx8mq: add mmc aliasPeng Fan
Add mmc alias, otherwise when sdhc0 disable in dts, sdhc1 will be detected as mmc0, however uboot still pass mmcblk1p2 as root storage and not able to find rootfs, so add alias for sdhc Reviewed-by: Joakim Zhang <qiangqing.zhang@nxp.com> Reported-by: Alice Guo <alice.guo@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com> (cherry picked from commit 7ef35dc3f999e1ec187e642a070da78b32299130)
2020-05-15MLK-23146-2: arm64: dts: imx8mq: use "fsl,imx8mm-spdif" compatViorel Suman
Use "fsl,imx8mm-spdif" compat for SPDIF nodes. Signed-off-by: Viorel Suman <viorel.suman@nxp.com> Reviewed-by: Shengjiu Wang <shengjiu.wang@nxp.com> (cherry picked from commit aeffa77173e66429254e85df6c2100f40e2436de)
2019-12-20LF-531-1 arm64: dts: imx8mq/imx8mn: fix gpu settingXianzhong
move gpu device configuration out of soc subsystem, gpu parameters exceed soc range and will be skipped: ranges = <0x0 0x0 0x0 0x3e000000> Signed-off-by: Xianzhong <xianzhong.li@nxp.com> Reviewed-by: Dong Aisheng <aisheng.dong@nxp.com>
2019-12-05LF-362-1 arm64: dts: imx8mq: Add gpmi and apbh-dma nodesYe Li
Add gpmi and apbh-dma nodes to i.MX8MQ DTSi. Both are used by RAWNAND driver. Signed-off-by: Ye Li <ye.li@nxp.com> Reviewed-by: Jacky Bai <ping.bai@nxp.com>
2019-11-29LF-261: arm64: dts: imx8mq: Set parent clock for IMX8MQ_CLK_AUDIO_AHBShengjiu Wang
Set parent clock for IMX8MQ_CLK_AUDIO_AHB, and move setting IMX8MQ_AUDIO_PLL1 and IMX8MQ_AUDIO_PLL2 rate to a common place. Signed-off-by: Shengjiu Wang <shengjiu.wang@nxp.com> Reviewed-by: Viorel Suman <viorel.suman@nxp.com>
2019-11-29LF-270 ARM64: dts: imx8mq.dtsi: set the IMX8MQ_CLK_NAND_USDHC_BUS clock rateHaibo Chen
Need to set the IMX8MQ_CLK_NAND_USDHC_BUS clock rate to 266MHz, to make clock align, otherwise USDHC oparation will has issue. Signed-off-by: Haibo Chen <haibo.chen@nxp.com>
2019-11-28arm64: dts: imx8mq: Add lcdif clock in mipi dsi nodeRobert Chiras
This clock is needed in order to be able to correctly use the MIPI resets, since this clock is the only one connected to the MIPI Reset Synchronizer block. Signed-off-by: Robert Chiras <robert.chiras@nxp.com>
2019-11-27MLKU-25-4 arm64: dts: imx8m: add secure memoryHoria Geantă
Signed-off-by: Horia Geantă <horia.geanta@nxp.com> Acked-by: Leonard Crestez <leonard.crestez@nxp.com>
2019-11-27MLKU-38-5 arm64: dts: imx8m: add caam snvs and secvioHoria Geantă
Signed-off-by: Horia Geantă <horia.geanta@nxp.com> Acked-by: Leonard Crestez <leonard.crestez@nxp.com>
2019-11-27arm64: dts: enable the imx pcie ep verification solutionRichard Zhu
Enable the imx pcie ep verification solution. Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com> Reviewed-by: Fugang Duan <fugang.duan@nxp.com>
2019-11-26LF-68-3: ARM64: dts: freescale: imx8mm/mq: add clock property for snvs-pwrkeyRobin Gong
Add clock property for snvs-pwrkey. Signed-off-by: Robin Gong <yibin.gong@nxp.com> Reviewed-by: Anson Huang <anson.huang@nxp.com>
2019-11-25arm64: dts: imx8mq: use the DCSS DTRC interruptsLaurentiu Palcu
Needed for decoding tiled-compressed VPU formats. Signed-off-by: Laurentiu Palcu <laurentiu.palcu@nxp.com>
2019-11-25arm64: dts: imx8mq: add DCSS external oscillator supportLaurentiu Palcu
The external oscillator, which is high precision, will be used when DCSS output goes to HDMI. Signed-off-by: Laurentiu Palcu <laurentiu.palcu@nxp.com>
2019-11-25arm64: dts: imx8mq: add DCSS nodeLaurentiu Palcu
This patch adds the node for iMX8MQ Display Controller Subsystem. Signed-off-by: Laurentiu Palcu <laurentiu.palcu@nxp.com>
2019-11-25arm64: dts: imx8mq: remove dcss entries from dts filesLaurentiu Palcu
Remove the DCSS entries from DTS. Will add them back, after the upstream DCSS driver is added back. Signed-off-by: Laurentiu Palcu <laurentiu.palcu@nxp.com>
2019-11-25MLK-22918 arm64: dts: imx8: add the alias for ethernetFugang Duan
Add alias for ethernet nodes. Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
2019-11-25Revert "arm64: dts: imx8mq: Disable sysctr because it breaks cpuidle"Leonard Crestez
This reverts commit 9b9ae1e2d639973ca826f839717e2b2405df5f51. Was an emergency hotfix but real problem was solved Signed-off-by: Leonard Crestez <leonard.crestez@nxp.com> Reviewed-by: Dong Aisheng <aisheng.dong@nxp.com>
2019-11-25arm64: dts: imx8mq: Disable sysctr because it breaks cpuidleLeonard Crestez
For some reason the activating the upsteam sysctr driver causes cpuidle hangs on imx8mq. Temporarily disable this until the root cause can be figured out. This reverts to behavior in linux-nxp before rebase from next-20190809 to v5.4-rc3. Signed-off-by: Leonard Crestez <leonard.crestez@nxp.com>
2019-11-25ARM64: dts: imx8mq: add csi and mipi csi nodeRobby Cai
add csi bridge and mipi csi node Signed-off-by: Robby Cai <robby.cai@nxp.com> (cherry picked from commit 7028095660d45064d7a1404c26b9a4f00d034043)
2019-11-25arm64: dts: imx8mq: Remove GPU/VPU thermal zoneAnson Huang
Remove GPU/VPU thermal zones to make it aligned with previous NXP internal tree. Signed-off-by: Anson Huang <Anson.Huang@nxp.com> (cherry picked from commit 6bcd8249cb717c8525bd69c9ca501d378b67e0be)
2019-11-25dts: arm: imx: add imx8mq hdmiSandor Yu
Add imx8mq hdmi remove imx8qm csr properity. Signed-off-by: Sandor Yu <Sandor.yu@nxp.com>
2019-11-25arm64: dts: imx8mq/mm/mn: add the enet wakeup supportFugang Duan
Add the wakeup irq property as the system wakeup source. Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
2019-11-25arm64: dts: imx8mq: add dcss, hdmi and create imx8mq-evk-hdmi.dts fileLaurentiu Palcu
This will allow using DCSS with HDMI on iMX8MQ. Signed-off-by: Laurentiu Palcu <laurentiu.palcu@nxp.com> [ Aisheng: fix one unnecessary blank line ] Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
2019-11-25arm64: dts: imx8mq: Add GPU device for 8MQElla Feng
Add gpu in device tree: arch/arm64/boot/dts/freescale/imx8mq.dtsi arch/arm64/boot/dts/freescale/imx8mq-evk.dts Signed-off-by: Ella Feng <ella.feng@nxp.com>
2019-11-25arm64: dts: imx-8mq: Disable ETNAVIV GPUElla Feng
Disable ETNAVIV GPU for Vivante private GPU driver for i.MX8 board. Signed-off-by: Ella Feng <ella.feng@nxp.com>
2019-11-25ARM64: dts: Support ak4458/ak5558/ak4497/spdif in imx8mqShengjiu Wang
Support ak4458/ak5558/ak4497/spdif in imx8mq Signed-off-by: Shengjiu Wang <shengjiu.wang@nxp.com>
2019-11-25arm64: dts: imx8mq: add dsi nodeRobert Chiras
Add mipi_dsi node, to support add support for the nwl-dsi driver on i.MX8mq. Signed-off-by: Robert Chiras <robert.chiras@nxp.com>
2019-11-25arm64: dts: imx8mq: add lcdif nodeRobert Chiras
Add lcdif node, to support add support for the mxsfb-drm driver on i.MX8mq. Signed-off-by: Robert Chiras <robert.chiras@nxp.com>
2019-11-25arm64: dts: imx8mq: Add idle states and gpcv2 wake_request broken propertyAbel Vesa
Add the cpu-sleep idle state with all the necessary parameters and also add the cpu-idle-states to the cpu nodes. The 'broken-wake-request-signals' property is used to let the irq-imx-gpcv2 driver know that the wake request signals from GIC are not linked to the GPC at all and, therefore, the driver should make use of the dedicated workaround to explicitly wake up the target core on every IPI. Signed-off-by: Abel Vesa <abel.vesa@nxp.com>
2019-11-25MLK-21985-1 arm64: dts: imx8mq: fix vpu dts build errorDong Aisheng
../arch/arm64/boot/dts/freescale/imx8mq.dtsi:1074.21-1088.5: ERROR (phandle_references): /soc@0/vpu@38300000: Reference to non-existent node or label "sw1c_reg" ERROR: Input tree has errors, aborting (use -f to force output) scripts/Makefile.lib:297: recipe for target 'arch/arm64/boot/dts/freescale/imx8mq-librem5-devkit.dtb' failed make[3]: *** [arch/arm64/boot/dts/freescale/imx8mq-librem5-devkit.dtb] Error 2 Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
2019-11-25arm64: dts: imx8mq: add nvmem mac address supportFugang Duan
Add nvmem mac address support, then enet controller can read valid mac address from efuse. Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
2019-11-25arm64: dts: imx8mq: Add busfreq nodeLeonard Crestez
Port with no interesting changes. Signed-off-by: Leonard Crestez <leonard.crestez@nxp.com>
2019-11-25arm64: dts: imx8m: add the rpmsg supportRichard Zhu
Add the imx8mq/imx8mm rpmsg support. Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
2019-11-25ARM64: dts: freescale: imx8mm/8mq: update new compatible name for ecspi and sdmaRobin Gong
Add new 'imx6ul-ecspi' compatible name for ecspi and new 'imx8mq-sdma' name for sdma since on i.mx8mm/mq chip fix ecspi errata. Signed-off-by: Robin Gong <yibin.gong@nxp.com>
2019-11-25arm64: dts: fsl: imx8mq: add "snps,power-down-scale" for usb nodesLi Jun
Signed-off-by: Li Jun <jun.li@nxp.com>
2019-11-25arm64: dts: vpu: add hantro decoderZhou Peng
Add vpu in device tree: arch/arm64/boot/dts/freescale/imx8mq-evk.dts arch/arm64/boot/dts/freescale/imx8mq.dtsi Signed-off-by: Zhou Peng <eagle.zhou@nxp.com>
2019-10-14arm64: dts: imx8mq: Use correct clock for usdhc's ipg clkAnson Huang
On i.MX8MQ, usdhc's ipg clock is from IMX8MQ_CLK_IPG_ROOT, assign it explicitly instead of using IMX8MQ_CLK_DUMMY. Fixes: 748f908cc882 ("arm64: add basic DTS for i.MX8MQ") Signed-off-by: Anson Huang <Anson.Huang@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2019-09-18Merge branch 'linus' of ↵Linus Torvalds
git://git.kernel.org/pub/scm/linux/kernel/git/herbert/crypto-2.6 Pull crypto updates from Herbert Xu: "API: - Add the ability to abort a skcipher walk. Algorithms: - Fix XTS to actually do the stealing. - Add library helpers for AES and DES for single-block users. - Add library helpers for SHA256. - Add new DES key verification helper. - Add surrounding bits for ESSIV generator. - Add accelerations for aegis128. - Add test vectors for lzo-rle. Drivers: - Add i.MX8MQ support to caam. - Add gcm/ccm/cfb/ofb aes support in inside-secure. - Add ofb/cfb aes support in media-tek. - Add HiSilicon ZIP accelerator support. Others: - Fix potential race condition in padata. - Use unbound workqueues in padata" * 'linus' of git://git.kernel.org/pub/scm/linux/kernel/git/herbert/crypto-2.6: (311 commits) crypto: caam - Cast to long first before pointer conversion crypto: ccree - enable CTS support in AES-XTS crypto: inside-secure - Probe transform record cache RAM sizes crypto: inside-secure - Base RD fetchcount on actual RD FIFO size crypto: inside-secure - Base CD fetchcount on actual CD FIFO size crypto: inside-secure - Enable extended algorithms on newer HW crypto: inside-secure: Corrected configuration of EIP96_TOKEN_CTRL crypto: inside-secure - Add EIP97/EIP197 and endianness detection padata: remove cpu_index from the parallel_queue padata: unbind parallel jobs from specific CPUs padata: use separate workqueues for parallel and serial work padata, pcrypt: take CPU hotplug lock internally in padata_alloc_possible crypto: pcrypt - remove padata cpumask notifier padata: make padata_do_parallel find alternate callback CPU workqueue: require CPU hotplug read exclusion for apply_workqueue_attrs workqueue: unconfine alloc/apply/free_workqueue_attrs() padata: allocate workqueue internally arm64: dts: imx8mq: Add CAAM node random: Use wait_event_freezable() in add_hwgenerator_randomness() crypto: ux500 - Fix COMPILE_TEST warnings ...
2019-09-17Merge branch 'timers-core-for-linus' of ↵Linus Torvalds
git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip Pull core timer updates from Thomas Gleixner: "Timers and timekeeping updates: - A large overhaul of the posix CPU timer code which is a preparation for moving the CPU timer expiry out into task work so it can be properly accounted on the task/process. An update to the bogus permission checks will come later during the merge window as feedback was not complete before heading of for travel. - Switch the timerqueue code to use cached rbtrees and get rid of the homebrewn caching of the leftmost node. - Consolidate hrtimer_init() + hrtimer_init_sleeper() calls into a single function - Implement the separation of hrtimers to be forced to expire in hard interrupt context even when PREEMPT_RT is enabled and mark the affected timers accordingly. - Implement a mechanism for hrtimers and the timer wheel to protect RT against priority inversion and live lock issues when a (hr)timer which should be canceled is currently executing the callback. Instead of infinitely spinning, the task which tries to cancel the timer blocks on a per cpu base expiry lock which is held and released by the (hr)timer expiry code. - Enable the Hyper-V TSC page based sched_clock for Hyper-V guests resulting in faster access to timekeeping functions. - Updates to various clocksource/clockevent drivers and their device tree bindings. - The usual small improvements all over the place" * 'timers-core-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip: (101 commits) posix-cpu-timers: Fix permission check regression posix-cpu-timers: Always clear head pointer on dequeue hrtimer: Add a missing bracket and hide `migration_base' on !SMP posix-cpu-timers: Make expiry_active check actually work correctly posix-timers: Unbreak CONFIG_POSIX_TIMERS=n build tick: Mark sched_timer to expire in hard interrupt context hrtimer: Add kernel doc annotation for HRTIMER_MODE_HARD x86/hyperv: Hide pv_ops access for CONFIG_PARAVIRT=n posix-cpu-timers: Utilize timerqueue for storage posix-cpu-timers: Move state tracking to struct posix_cputimers posix-cpu-timers: Deduplicate rlimit handling posix-cpu-timers: Remove pointless comparisons posix-cpu-timers: Get rid of 64bit divisions posix-cpu-timers: Consolidate timer expiry further posix-cpu-timers: Get rid of zero checks rlimit: Rewrite non-sensical RLIMIT_CPU comment posix-cpu-timers: Respect INFINITY for hard RTTIME limit posix-cpu-timers: Switch thread group sampling to array posix-cpu-timers: Restructure expiry array posix-cpu-timers: Remove cputime_expires ...
2019-09-13arm64: dts: imx8mq: Add CAAM nodeAndrey Smirnov
Add node for CAAM - Cryptographic Acceleration and Assurance Module. Signed-off-by: Horia Geantă <horia.geanta@nxp.com> Signed-off-by: Andrey Smirnov <andrew.smirnov@gmail.com> Cc: Cory Tusar <cory.tusar@zii.aero> Cc: Chris Healy <cphealy@gmail.com> Cc: Lucas Stach <l.stach@pengutronix.de> Cc: Herbert Xu <herbert@gondor.apana.org.au> Cc: Shawn Guo <shawnguo@kernel.org> Cc: Iuliana Prodan <iuliana.prodan@nxp.com> Cc: linux-crypto@vger.kernel.org Cc: linux-kernel@vger.kernel.org Acked-by: Li Yang <leoyang.li@nxp.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2019-09-03Merge tag 'imx-dt64-5.4' of ↵Arnd Bergmann
git://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux into arm/dt i.MX arm64 device tree update for 5.4: - New board support: i.MX8MQ Nitrogen8m, Hummingboard Pulse, PICO-PI-IMX8M, i.MX8QXP AI_ML, and LS1046A FRWY board. - Add gpio-ranges for GPIO devices on i.MX8MQ and i.MX8MM. - Update OPP table according to latest data sheet and add opp-suspend to OPP table for i.MX8MQ and i.MX8MM. - Add IDEL states for i.MX8MM SoC. - Correct I2C clock divider for Layerscape SoCs. - Add series alias and LPUART baud clock for i.MX8QXP SoC. - Add MIPI D-PHY device for i.MX8MQ and enable it on imx8mq-librem5 board. - Enable USB1 and Type-C support for i.MX8MM EVK board. - Add Thermal Monitor Unit support for LS1028A SoC. - Misc small update and correction on Layerscape and i.MX8 support. * tag 'imx-dt64-5.4' of git://git.kernel.org/pub/scm/linux/kernel/git/shawnguo/linux: (41 commits) arm64: dts: imx8mq: Add mux controller to iomuxc_gpr arm64: dts: fsl: add support for Hummingboard Pulse arm64: dts: ls1088a: update gpio compatible arm64: dts: imx: Add i.mx8mq nitrogen8m basic dts support arm64: dts: ls1088a-qds: Add the spi-flash nodes under the DSPI controller arm64: dts: ls1088a: Add the DSPI controller node arm64: dts: imx8mm: Enable cpu-idle driver arm64: dts: ls1028a: Add esdhc node in dts arm64: dts: ls1028a: Add properties node for Display output pixel clock arm64: dts: lx2160a: Fix incorrect I2C clock divider arm64: dts: ls1028a: Fix incorrect I2C clock divider arm64: dts: ls1012a: Fix incorrect I2C clock divider arm64: dts: ls1088a: Fix incorrect I2C clock divider arm64: dts: ls1028a: fix gpio nodes arm64: dts: ls1028a: Add Thermal Monitor Unit node arm64: dts: imx8mq-evk: Unbypass audio_pll1 arm64: dts: imx8mm: Add opp-suspend property to OPP table arm64: dts: imx8mq: Add opp-suspend property to OPP table arm64: dts: ls1088a: Revise gpio registers to little-endian arm64: dts: add the console node for DPAA2 platforms ... Link: https://lore.kernel.org/r/20190825153237.28829-6-shawnguo@kernel.org Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2019-08-27arm64: dts: imx8mq: Add system counter nodeAnson Huang
Add i.MX8MQ system counter node to enable timer-imx-sysctr broadcast timer driver. Signed-off-by: Anson Huang <Anson.Huang@nxp.com> Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org>
2019-08-24arm64: dts: imx8mq: Add mux controller to iomuxc_gprGuido Günther
The only mux controls the MIPI DSI input selection. Signed-off-by: Guido Günther <agx@sigxcpu.org> Reviewed-by: Philipp Zabel <p.zabel@pengutronix.de> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2019-08-03arm64: dts: imx8mq: Add opp-suspend property to OPP tableAnson Huang
Add opp-suspend property to each OPP, the of opp core will select the OPP HW supported and with highest rate to be suspend opp, it will speed up the suspend/resume process. Signed-off-by: Anson Huang <Anson.Huang@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2019-08-03arm64: dts: imx8mq: correct usb controller clocksLi Jun
The correct clock for "bus_early", "ref", "suspend" should be: IMX8MQ_CLK_USB1_CTRL_ROOT, IMX8MQ_CLK_USB_CORE_REF, IMX8MQ_CLK_32K, especially we may need the right suspend clock rate to set register in controller driver. Signed-off-by: Li Jun <jun.li@nxp.com> Reviewed-by: Abel Vesa <abel.vesa@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>