| Age | Commit message (Collapse) | Author |
|---|
|
Some tja1100 cards phy address is 0x2, some cards is 0x5.
tja1101 cards phy address is 0x2.
To make thing simple, and to support tja1100 and tja1101
cards by one dts file, we define the tja110x card phy
address to 0x2 in default bsp.
Reviewed-by: Richard Zhu <hongxing.zhu@nxp.com>
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
|
|
convert enet&uart clock to new binding
Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
|
|
fix ptp clock
Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
|
|
It's actually SCU clk, not LPCG clk.
Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
|
|
Enable enet2 port for MEK board.
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
[ Aisheng: fix small conflicts during upgrade ]
Signed-off-by: Dong Aisheng <aisheng.dong@nxp.com>
|
