blob: ebadb02e7d4e8b17d906a2cd7b7e67dd78162e2c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright 2018 NXP
*/
#include "fsl-imx8dx.dtsi"
/ {
model = "NXP i.MX8DXP";
compatible = "fsl,imx8dxp", "fsl,imx8qxp";
vpu_decoder: vpu_decoder@2c000000 {
compatible = "nxp,imx8qm-b0-vpudec", "nxp,imx8qxp-b0-vpudec";
boot-region = <&decoder_boot>;
rpc-region = <&decoder_rpc>;
reg = <0x0 0x2c000000 0x0 0x1000000>;
reg-names = "vpu_regs";
clocks = <&clk IMX8QXP_VPU_DEC_CLK>;
clock-names = "vpu_clk";
assigned-clocks = <&clk IMX8QXP_VPU_DEC_CLK>;
power-domains = <&pd_vpu_dec>;
status = "disabled";
};
};
&gpu_3d0 {
assigned-clock-rates = <700000000>, <850000000>;
};
|
