1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
|
// SPDX-License-Identifier: GPL-2.0-only
/*
* Board specific initialization for Aquila AM69 SoM
*
* Copyright 2024 Toradex - https://www.toradex.com/
*/
#include <asm/arch/hardware.h>
#include <asm/gpio.h>
#include <asm/io.h>
#include <dm.h>
#include <env.h>
#include <spl.h>
#include "../../../arch/arm/mach-k3/common_fdt.h"
#include "../common/tdx-common.h"
#define CTRL_MMR_CFG0_MCU_ADC1_CTRL 0x40F040B4
DECLARE_GLOBAL_DATA_PTR;
static u8 hw_cfg;
static void read_hw_cfg(void)
{
struct gpio_desc gpio_hw_cfg;
char gpio_name[20];
int i;
printf("HW CFG: ");
for (i = 0; i < 5; i++) {
sprintf(gpio_name, "gpio@42110000_%d", 82 + i);
if (dm_gpio_lookup_name(gpio_name, &gpio_hw_cfg) < 0) {
printf("Lookup named gpio error\n");
return;
}
if (dm_gpio_request(&gpio_hw_cfg, "hw_cfg")) {
printf("gpio request error\n");
return;
}
if (dm_gpio_get_value(&gpio_hw_cfg) == 1)
hw_cfg |= BIT(i);
dm_gpio_free(NULL, &gpio_hw_cfg);
}
printf("0x%2x\n", hw_cfg);
}
int board_init(void)
{
return 0;
}
int dram_init(void)
{
s32 ret;
ret = fdtdec_setup_mem_size_base_lowest();
if (ret)
printf("Error setting up mem size and base. %d\n", ret);
return ret;
}
int dram_init_banksize(void)
{
s32 ret;
ret = fdtdec_setup_memory_banksize();
if (ret)
printf("Error setting up memory banksize. %d\n", ret);
return ret;
}
phys_size_t board_get_usable_ram_top(phys_size_t total_size)
{
#ifdef CONFIG_PHYS_64BIT
/* Limit RAM used by U-Boot to the DDR low region */
if (gd->ram_top > 0x100000000)
return 0x100000000;
#endif
return gd->ram_top;
}
#if defined(CONFIG_OF_LIBFDT) && defined(CONFIG_OF_BOARD_SETUP)
int ft_board_setup(void *blob, struct bd_info *bd)
{
int ret;
ret = fdt_fixup_msmc_ram_k3(blob);
if (ret)
return ret;
return ft_common_board_setup(blob, bd);
}
#endif
void spl_board_init(void)
{
struct udevice *dev;
int ret;
if (IS_ENABLED(CONFIG_ESM_K3)) {
ret = uclass_get_device_by_name(UCLASS_MISC, "esm@700000",
&dev);
if (ret)
printf("MISC init for esm@700000 failed: %d\n", ret);
ret = uclass_get_device_by_name(UCLASS_MISC, "esm@40800000",
&dev);
if (ret)
printf("MISC init for esm@40800000 failed: %d\n", ret);
ret = uclass_get_device_by_name(UCLASS_MISC, "esm@42080000",
&dev);
if (ret)
printf("MISC init for esm@42080000 failed: %d\n", ret);
}
if (IS_ENABLED(CONFIG_ESM_PMIC)) {
ret = uclass_get_device_by_driver(UCLASS_MISC,
DM_DRIVER_GET(pmic_esm),
&dev);
if (ret)
printf("ESM PMIC init failed: %d\n", ret);
}
/* MCU_ADC1 pins used as General Purpose Inputs */
writel(readl(CTRL_MMR_CFG0_MCU_ADC1_CTRL) | BIT(16),
CTRL_MMR_CFG0_MCU_ADC1_CTRL);
read_hw_cfg();
}
|
