summaryrefslogtreecommitdiff
path: root/overlays/colibri-imx7_lcd-lt170410_overlay.dts
blob: 7de524c60f10e92ad3dabb3c80519bcff4d2bfe9 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
/*
 * Copyright 2020-2021 Toradex
 */

// Enable the LCDIF aka parallel RGB interface and the LVDS tranceiver on Iris v2.0,
// tuning settings for the capacitive touch display 10 inch LVDS on the Colibri iMX7.

#include <dt-bindings/clock/imx7d-clock.h>
#include <dt-bindings/gpio/gpio.h>

/dts-v1/;
/plugin/;

/ {
	compatible = "toradex,colibri-imx7d",
		     "toradex,colibri-imx7d-emmc",
		     "toradex,colibri-imx7s";
};

&backlight {
	status = "okay";
};

&display0 {
	display-timings {
		native-mode = <&timing_wxga>;
	};
};

/* Need to be disabled due to overlapped pins SODIMM_55, SODIMM_63 */
&flexcan1 {
	status = "disabled";
};

&gpio2 {
	/*
         * This switches the LVDS transceiver to VESA color mapping mode.
         */
	LVDS_COLOR_MAP {
		gpio-hog;
		gpios = <13 GPIO_ACTIVE_HIGH>; /* SODIMM 95 */
		line-name = "LVDS_COLOR_MAP";
		output-low;
	};

};

&gpio7 {
	/*
         * This switches the LVDS transceiver to the 24-bit RGB mode.
         */
	LVDS_RGB_MODE {
		gpio-hog;
		gpios = <2 GPIO_ACTIVE_HIGH>; /* SODIMM 63 */
		line-name = "LVDS_RGB_MODE";
		output-low;
	};

	/*
	 * This switches the LVDS transceiver to the single-channel
	 * output mode.
	 */
	 LVDS_CH_MODE {
		gpio-hog;
		gpios = <3 GPIO_ACTIVE_HIGH>; /* SODIMM 55 */
		line-name = "LVDS_CH_MODE";
		output-high;
	};

	/* This turns the LVDS transceiver on */
	LVDS_POWER_ON {
		gpio-hog;
		gpios = <11 GPIO_ACTIVE_HIGH>; /* SODIMM 99 */
		line-name = "LVDS_POWER_ON";
		output-high;
	};
};

&lcdif {
	assigned-clocks = <&clks IMX7D_PLL_VIDEO_MAIN>,
			  <&clks IMX7D_LCDIF_PIXEL_ROOT_SRC>;
	assigned-clock-parents = <&clks IMX7D_PLL_VIDEO_MAIN_SRC>,
				 <&clks IMX7D_PLL_VIDEO_POST_DIV>;
	assigned-clock-rates = <853176000>, <213294000>;
	status = "okay";
};

&pwm1 {
	status = "okay";
};