#ifndef CYGONCE_HAL_VARIANT_INC #define CYGONCE_HAL_VARIANT_INC ##============================================================================= ## ## variant.inc ## ## MIPS 32/64 family assembler header file ## ##============================================================================= ## ####ECOSGPLCOPYRIGHTBEGIN#### ## ------------------------------------------- ## This file is part of eCos, the Embedded Configurable Operating System. ## Copyright (C) 1998, 1999, 2000, 2001, 2002 Free Software Foundation, Inc. ## ## eCos is free software; you can redistribute it and/or modify it under ## the terms of the GNU General Public License as published by the Free ## Software Foundation; either version 2 or (at your option) any later ## version. ## ## eCos is distributed in the hope that it will be useful, but WITHOUT ## ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or ## FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License ## for more details. ## ## You should have received a copy of the GNU General Public License ## along with eCos; if not, write to the Free Software Foundation, Inc., ## 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. ## ## As a special exception, if other files instantiate templates or use ## macros or inline functions from this file, or you compile this file ## and link it with other works to produce a work based on this file, ## this file does not by itself cause the resulting work to be covered by ## the GNU General Public License. However the source code for this file ## must still be made available in accordance with section (3) of the GNU ## General Public License v2. ## ## This exception does not invalidate any other reasons why a work based ## on this file might be covered by the GNU General Public License. ## ------------------------------------------- ## ####ECOSGPLCOPYRIGHTEND#### ##============================================================================= #######DESCRIPTIONBEGIN#### ## ## Author(s): dmoseley ## Contributors: dmoseley ## Date: 2000-06-07 ## Purpose: MIPS32 family definitions. ## Description: This file contains various definitions and macros that are ## useful for writing assembly code for the MIPS32 CPU family. ## Usage: ## #include ## ... ## ## ######DESCRIPTIONEND#### ## ##============================================================================= #include #include #include #define CYGARC_HAL_COMMON_EXPORT_CPU_MACROS #include #include ##----------------------------------------------------------------------------- ## Define CPU variant for architecture HAL. #define CYG_HAL_MIPS_MIPS32 #------------------------------------------------------------------------------ # Cache macros. #ifndef CYGPKG_HAL_MIPS_CACHE_DEFINED .macro hal_cache_init # Setup a temporary stack pointer for running C code. la a0,__interrupt_stack move sp,a0 CYGARC_ADDRESS_REG_UNCACHED(sp) # Read the CONFIG1 register into a0 mfc0 a0, C0_CONFIG, 1 nop nop nop # Jump to C-code to initialize caches (uncached) lar k0, hal_c_cache_init CYGARC_ADDRESS_REG_UNCACHED(k0) jalr k0 nop .endm #define CYGPKG_HAL_MIPS_CACHE_DEFINED #endif #------------------------------------------------------------------------------ # Monitor initialization. #ifndef CYGPKG_HAL_MIPS_MON_DEFINED #if defined(CYG_HAL_STARTUP_ROM) || \ ( defined(CYG_HAL_STARTUP_RAM) && \ !defined(CYGSEM_HAL_USE_ROM_MONITOR)) # If we are starting up from ROM, or we are starting in # RAM and NOT using a ROM monitor, initialize the VSR table. .macro hal_mon_init # Set default exception VSR for all vectors ori a0,zero,16 # CYGNUM_HAL_VSR_COUNT la a1,__default_exception_vsr la a2,hal_vsr_table 1: sw a1,0(a2) addi a2,a2,4 addi a0,a0,-1 bne a0,zero,1b nop # Now set special VSRs la a0,hal_vsr_table # Set interrupt VSR la a1,__default_interrupt_vsr sw a1,0*4(a0) # CYGNUM_HAL_VECTOR_INTERRUPT # Add special handler on breakpoint vector to allow GDB and # GCC to both use 'break' without conflicts. la a1,__break_vsr_springboard sw a1,9*4(a0) # CYGNUM_HAL_VECTOR_BREAKPOINT # Set exception handler on special vectors # FIXME: Should use proper definitions la a1,__default_exception_vsr sw a1,32*4(a0) # debug sw a1,33*4(a0) # utlb sw a1,34*4(a0) # nmi .endm #elif defined(CYG_HAL_STARTUP_RAM) && defined(CYGSEM_HAL_USE_ROM_MONITOR) # Initialize the VSR table entries # We only take control of the interrupt vector, # the rest are left to the ROM for now... .macro hal_mon_init la a0,__default_interrupt_vsr la a3,hal_vsr_table sw a0,0(a3) .endm #else .macro hal_mon_init .endm #endif #define CYGPKG_HAL_MIPS_MON_DEFINED #endif #------------------------------------------------------------------------------ # Decide whether the VSR table is defined externally, or is to be defined # here. #if defined(CYGPKG_HAL_MIPS_SIM) || \ ( defined(CYGPKG_HAL_MIPS_ATLAS) && \ defined(CYG_HAL_STARTUP_RAM) && \ !defined(CYGSEM_HAL_USE_ROM_MONITOR) \ ) ## VSR table defined in linker script #else #define CYG_HAL_MIPS_VSR_TABLE_DEFINED #endif #------------------------------------------------------------------------------ #endif // ifndef CYGONCE_HAL_VARIANT_INC # end of variant.inc