summaryrefslogtreecommitdiff
path: root/include
diff options
context:
space:
mode:
authordavidcunado-arm <david.cunado@arm.com>2017-03-29 17:54:54 +0100
committerGitHub <noreply@github.com>2017-03-29 17:54:54 +0100
commite422f991df48306cd5d9629c4f1ed230b0807fdb (patch)
tree2485d3173aeabcd38eed35928a44c3d680f21715 /include
parentab139902047d875f70a0a5cd4f35186485bf34ba (diff)
parent5d21b037e16ab8f7c5e63db84a6a9148b7a44a14 (diff)
Merge pull request #880 from Summer-ARM/sq/tcr-memory-attribution
Add support to change xlat_tables to non-cacheable
Diffstat (limited to 'include')
-rw-r--r--include/lib/xlat_tables/xlat_tables_defs.h6
1 files changed, 6 insertions, 0 deletions
diff --git a/include/lib/xlat_tables/xlat_tables_defs.h b/include/lib/xlat_tables/xlat_tables_defs.h
index 1f4ae6d0..3105d7aa 100644
--- a/include/lib/xlat_tables/xlat_tables_defs.h
+++ b/include/lib/xlat_tables/xlat_tables_defs.h
@@ -135,4 +135,10 @@
*/
#define DISABLE_DCACHE (1 << 0)
+/*
+ * This flag marks the translation tables are Non-cacheable for MMU accesses.
+ * If the flag is not specified, by default the tables are cacheable.
+ */
+#define XLAT_TABLE_NC (1 << 1)
+
#endif /* __XLAT_TABLES_DEFS_H__ */