From ca6b1cb4dd1f7a425ca4e8ddc670744453e6f089 Mon Sep 17 00:00:00 2001 From: Douglas Raillard Date: Mon, 17 Jul 2017 14:14:52 +0100 Subject: Add doc for some Cortex A53 errata workarounds Add documentation for errata 835769 and 843419 workarounds introduced in commit a94cc374ab57b80d86974f8771565d65b38403ef Fixes ARM-software/tf-issues#504 Change-Id: I7f3db53dfc5f3827b32663f483d3302bc9679b19 Signed-off-by: Douglas Raillard --- docs/cpu-specific-build-macros.rst | 10 ++++++++++ 1 file changed, 10 insertions(+) (limited to 'docs/cpu-specific-build-macros.rst') diff --git a/docs/cpu-specific-build-macros.rst b/docs/cpu-specific-build-macros.rst index ce564a2d..5738927c 100644 --- a/docs/cpu-specific-build-macros.rst +++ b/docs/cpu-specific-build-macros.rst @@ -51,10 +51,20 @@ For Cortex-A53, following errata build flags are defined : - ``ERRATA_A53_826319``: This applies errata 826319 workaround to Cortex-A53 CPU. This needs to be enabled only for revision <= r0p2 of the CPU. +- ``ERRATA_A53_835769``: This applies erratum 835769 workaround at compile and + link time to Cortex-A53 CPU. This needs to be enabled for some variants of + revision <= r0p4. This workaround can lead the linker to create ``*.stub`` + sections. + - ``ERRATA_A53_836870``: This applies errata 836870 workaround to Cortex-A53 CPU. This needs to be enabled only for revision <= r0p3 of the CPU. From r0p4 and onwards, this errata is enabled by default in hardware. +- ``ERRATA_A53_843419``: This applies erratum 843419 workaround at link time + to Cortex-A53 CPU. This needs to be enabled for some variants of revision + <= r0p4. This workaround can lead the linker to emit ``*.stub`` sections + which are 4kB aligned. + - ``ERRATA_A53_855873``: This applies errata 855873 workaround to Cortex-A53 CPUs. Though the erratum is present in every revision of the CPU, this workaround is only applied to CPUs from r0p3 onwards, which feature -- cgit v1.2.3