linux-toradex.git/drivers/gpu/ipu-v3/ipu-pre.c, branch v4.15

gpu: ipu-v3: pre: implement workaround for ERR009624

2017-10-11T10:04:24+00:00

The PRE has a bug where a software write to the CTRL register can block
the setting of the ENABLE bit by the hardware in auto repeat mode. When
this happens the PRE will fail to handle new jobs. To work around this
software must not write to CTRL register when the PRE store engine is
inside the unsafe window, where a hardware update to the ENABLE bit
may happen.

Signed-off-by: Lucas Stach 
[p.zabel@pengutronix.de: rebased before PRE tiled prefetch support]
Signed-off-by: Philipp Zabel

gpu: ipu-v3: pre: only use internal clock gating

2017-06-06T08:21:10+00:00

By setting the SFTRST bit, the PRE will be held in the lowest power state
with clocks to the internal blocks gated. When external clock gating is
used (from the external clock controller, or by setting the CLKGATE bit)
the PRE will sporadically fail to start.

Signed-off-by: Lucas Stach 
Fixes: d2a34232580a ("gpu: ipu-v3: add driver for Prefetch Resolve Engine")
Signed-off-by: Philipp Zabel

gpu: ipu-v3: add driver for Prefetch Resolve Engine

2017-03-15T14:42:35+00:00

This adds support for the i.MX6 QuadPlus PRE units. Currently only
linear prefetch into SRAM is supported, other modes of operation
like the tiled-to-linear conversion will be added later.

Signed-off-by: Lucas Stach 
Signed-off-by: Philipp Zabel