diff options
author | Liu Ying <victor.liu@nxp.com> | 2017-07-24 13:35:40 +0800 |
---|---|---|
committer | Leonard Crestez <leonard.crestez@nxp.com> | 2018-08-24 12:41:33 +0300 |
commit | 110625dbcb6668010aaf11015bedda9078718511 (patch) | |
tree | 8ca651d3d8be4f247e6e898b96ed3d38174e9f22 | |
parent | bb865de9ec52d54f30cfcc73eb16943d3149a4df (diff) |
MLK-16075-4 gpu: imx: dpu: prv: Add YUV422UPSAMPLINGMODE reg field definitions
This patch adds YUV422UPSAMPLINGMODE register field definitions.
Signed-off-by: Liu Ying <victor.liu@nxp.com>
-rw-r--r-- | drivers/gpu/imx/dpu/dpu-prv.h | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/drivers/gpu/imx/dpu/dpu-prv.h b/drivers/gpu/imx/dpu/dpu-prv.h index da37aa84dfc7..a56e96125395 100644 --- a/drivers/gpu/imx/dpu/dpu-prv.h +++ b/drivers/gpu/imx/dpu/dpu-prv.h @@ -91,6 +91,12 @@ typedef enum { #define DELTAY_MASK 0xFC0000 #define DELTAX(x) (((x) & 0x3F) << 12) #define DELTAY(y) (((y) & 0x3F) << 18) +#define YUV422UPSAMPLINGMODE_MASK BIT(5) +#define YUV422UPSAMPLINGMODE(m) (((m) & 0x1) << 5) +typedef enum { + YUV422UPSAMPLINGMODE__REPLICATE, + YUV422UPSAMPLINGMODE__INTERPOLATE, +} yuv422upsamplingmode_t; #define SHDTOKGEN BIT(0) #define FETCHTYPE_MASK 0xF |