summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMax Krummenacher <max.krummenacher@toradex.com>2018-08-23 20:37:09 +0200
committerMax Krummenacher <max.krummenacher@toradex.com>2018-11-08 20:10:04 +0100
commitb72e320407f1fe83fa0f09a414c5f963326fa455 (patch)
treee8eb2177eed1e1eaae82aaca2df9d61a429c9dbc
parent3e2ccda90537fe9f8726adcdf60df0483a2e6071 (diff)
fsl-imx8qxp-colibri-eval-v3.dts: add pwm and backlight nodes
as pwms are not yet available in the SoC dtsi, comment them. Signed-off-by: Max Krummenacher <max.krummenacher@toradex.com>
-rw-r--r--arch/arm64/boot/dts/freescale/fsl-imx8qxp-colibri-eval-v3.dts69
1 files changed, 69 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8qxp-colibri-eval-v3.dts b/arch/arm64/boot/dts/freescale/fsl-imx8qxp-colibri-eval-v3.dts
index 155c62821347..9f9bfc3faff0 100644
--- a/arch/arm64/boot/dts/freescale/fsl-imx8qxp-colibri-eval-v3.dts
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8qxp-colibri-eval-v3.dts
@@ -31,6 +31,16 @@
stdout-path = &lpuart3;
};
+ backlight: backlight {
+ compatible = "gpio-backlight";
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_gpio_bl_on>;
+ gpios = <&gpio3 12 GPIO_ACTIVE_HIGH>, /* BKL1_ON */
+ <&gpio1 07 GPIO_ACTIVE_HIGH>; /* PWM_A for now */
+ default-on;
+ status = "okay";
+ };
+
extcon_usbc_det: usbc_det {
compatible = "linux,extcon-usb-gpio";
debounce = <25>;
@@ -158,6 +168,14 @@
>;
};
+ pinctrl_gpio_bl_on: gpio-bl-on {
+ fsl,pins = <
+ SC_P_QSPI0A_DATA3_LSIO_GPIO3_IO12 0x00000040
+ SC_P_CSI_D05_CI_PI_D07 0x00000061
+ SC_P_SPI0_CS1_LSIO_GPIO1_IO07 0x00000060
+ >;
+ };
+
/* On Module I2C */
pinctrl_i2c0: i2c0grp {
fsl,pins = <
@@ -193,6 +211,33 @@
SC_P_PCIE_CTRL0_CLKREQ_B_LSIO_GPIO4_IO01 0x04000061
SC_P_PCIE_CTRL0_WAKE_B_LSIO_GPIO4_IO02 0x04000061
SC_P_PCIE_CTRL0_PERST_B_LSIO_GPIO4_IO00 0x00000060
+
+ pinctrl_pwm_a: pwma {
+ /* both pins are connected together, reserve the unused CSI_D05 */
+ fsl,pins = <
+ SC_P_CSI_D05_CI_PI_D07 0x00000061
+ SC_P_SPI0_CS1_ADMA_LCD_PWM0_OUT 0x00000060
+ >;
+ };
+
+ pinctrl_pwm_b: pwmb {
+ fsl,pins = <
+ SC_P_UART1_TX_LSIO_PWM0_OUT 0x00000060
+ >;
+ };
+
+ pinctrl_pwm_c: pwmc {
+ fsl,pins = <
+ SC_P_UART1_RX_LSIO_PWM1_OUT 0x00000060
+ >;
+ };
+
+ pinctrl_pwm_d: pwmd {
+ /* both pins are connected together, reserve the unused CSI_D04 */
+ fsl,pins = <
+ SC_P_CSI_D04_CI_PI_D06 0x00000061
+ SC_P_UART1_RTS_B_LSIO_PWM2_OUT 0x00000060
+
>;
};
@@ -592,6 +637,13 @@
status = "okay";
};
+#if 0 //TODO
+&lcdpwm0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pwm_a>;
+};
+#endif
+
&lpspi2 {
#address-cells = <1>;
#size-cells = <0>;
@@ -625,6 +677,23 @@
status = "okay";
};
+#if 0 //TODO
+&pwm0 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pwm_b>;
+};
+
+&pwm1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pwm_c>;
+};
+
+&pwm2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_pwm_d>;
+};
+#endif
+
&sai0 {
#sound-dai-cells = <0>;
pinctrl-names = "default";