summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAnson Huang <Anson.Huang@nxp.com>2019-11-06 09:50:10 +0800
committerDong Aisheng <aisheng.dong@nxp.com>2019-11-25 16:09:10 +0800
commit414eb312b28c62be0bf7e69b55bf17f774763761 (patch)
tree0ab8383e289ca1a2c0faf7b85cc84d0abf145d6c
parent08ad932a5a3d2dfc593c1a2796a32d309a6f3538 (diff)
arm64: dts: imx8qxp: Add DDR3L validation board support
Add i.MX8QXP DDR3L validation board support. Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
-rw-r--r--arch/arm64/boot/dts/freescale/Makefile2
-rw-r--r--arch/arm64/boot/dts/freescale/imx8qxp-ddr3l-val.dts23
2 files changed, 24 insertions, 1 deletions
diff --git a/arch/arm64/boot/dts/freescale/Makefile b/arch/arm64/boot/dts/freescale/Makefile
index 1091c2e7d3ae..77fefc44c202 100644
--- a/arch/arm64/boot/dts/freescale/Makefile
+++ b/arch/arm64/boot/dts/freescale/Makefile
@@ -49,5 +49,5 @@ dtb-$(CONFIG_ARCH_MXC) += imx8dxl-phantom-mek.dtb
dtb-$(CONFIG_ARCH_MXC) += imx8qxp-mek.dtb imx8qxp-mek-dsp.dtb imx8qxp-mek-ov5640.dtb \
imx8qxp-mek-enet2.dtb imx8qxp-mek-enet2-tja1100.dtb imx8qxp-mek-sof.dtb \
imx8qxp-mek-rpmsg.dtb imx8qxp-mek-a0.dtb imx8qxp-lpddr4-val-a0.dtb \
- imx8qxp-lpddr4-val.dtb imx8qxp-lpddr4-val-mqs.dtb \
+ imx8qxp-lpddr4-val.dtb imx8qxp-lpddr4-val-mqs.dtb imx8qxp-ddr3l-val.dtb \
imx8qxp-lpddr4-val-spdif.dtb
diff --git a/arch/arm64/boot/dts/freescale/imx8qxp-ddr3l-val.dts b/arch/arm64/boot/dts/freescale/imx8qxp-ddr3l-val.dts
new file mode 100644
index 000000000000..05411ec714a6
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/imx8qxp-ddr3l-val.dts
@@ -0,0 +1,23 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2019 NXP
+ */
+
+/dts-v1/;
+
+#include "imx8qxp-lpddr4-val.dts"
+
+/ {
+ model = "Freescale i.MX8QXP DDR3L VALIDATION";
+ compatible = "fsl,imx8qxp-ddr3l-val", "fsl,imx8qxp";
+
+ reserved-memory {
+ linux,cma {
+ compatible = "shared-dma-pool";
+ reusable;
+ size = <0 0x14000000>;
+ alloc-ranges = <0 0x96000000 0 0x14000000>;
+ linux,cma-default;
+ };
+ };
+};