diff options
| author | Gao Pan <pandy.gao@nxp.com> | 2018-01-19 15:38:39 +0800 |
|---|---|---|
| committer | Leonard Crestez <leonard.crestez@nxp.com> | 2018-08-24 12:41:33 +0300 |
| commit | e28c141798b327febf6d1250686455bc4b777391 (patch) | |
| tree | 73b461a2b5e5e25b3358b40f28b641eb69f70c46 /Documentation | |
| parent | 04b2e0f46d8d999f22c42cfe0758c40bd8673d97 (diff) | |
MLK-17429-1 Documentation: add doc for SIMv2
add devicetree binding doc for SIMv2
Signed-off-by: Gao Pan <pandy.gao@nxp.com>
Reviewed-by: Andy Duan <fugang.duan@nxp.com>
Diffstat (limited to 'Documentation')
| -rw-r--r-- | Documentation/devicetree/bindings/sim/imx_sim.txt | 20 |
1 files changed, 20 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/sim/imx_sim.txt b/Documentation/devicetree/bindings/sim/imx_sim.txt new file mode 100644 index 000000000000..58e709b09ae3 --- /dev/null +++ b/Documentation/devicetree/bindings/sim/imx_sim.txt @@ -0,0 +1,20 @@ +* NXP SIMv2 for i.MX6ul and i.MX7d + +Required properties: +- compatible : + - "fsl,imx7d-sim" for SIMv2 compatible with the one integrated on i.MX7d soc + - "fsl,imx6ul-sim" for SIMv2 compatible with the one integrated on i.MX6ul soc +- reg : address and length of SIMv2 registers +- interrupt : core interrupt controller +- clocks : SIMv2 clock specifier + +Examples: + +sim2: sim@021b4000 { + compatible = "fsl,imx6ul-sim"; + reg = <0x021b4000 0x4000>; + interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&clks IMX6UL_CLK_SIM2>; + clock-names = "sim"; + status = "disabled"; +}; |