summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/imx6q-sabrelite.dts
diff options
context:
space:
mode:
authorNicolin Chen <b42378@freescale.com>2014-02-08 10:14:28 +0800
committerNitin Garg <nitin.garg@freescale.com>2015-01-15 21:16:16 -0600
commit5bc2a4f5bda12e295447c5ac703e17bb9537f9d5 (patch)
tree57bcc4ff9b0e3ebe5eaba679a9636ce26cfcace7 /arch/arm/boot/dts/imx6q-sabrelite.dts
parent02fe7ef5f8650de9b2ce2e861219e935914449c3 (diff)
ARM: dts: imx: specify the value of audmux pinctrl instead of 0x80000000
We must specify the value of audmux pinctrl if we want to use pinctrl_pm(). Thus change bypass value 0x80000000 to what we exactly need. This patch also seperately unset PUE bit for TXD so that IOMUX won't pull up/down the pin after turning into tristate. When we use SSI normal mode to playback monaural audio via I2S signal, there'd be a pulled curve occur to its signal at the second slot if setting PUE bit for TXD. And it will make the second channel to play a constant noise. So by keeping the signal level in the second slot, we can get a constant high level signal (-1) or a low level one (0). Signed-off-by: Nicolin Chen <b42378@freescale.com> Signed-off-by: Shawn Guo <shawn.guo@linaro.org> [shawn.guo: cherry-pick commit 77112dd58aa4 from upstream]
Diffstat (limited to 'arch/arm/boot/dts/imx6q-sabrelite.dts')
-rw-r--r--arch/arm/boot/dts/imx6q-sabrelite.dts8
1 files changed, 4 insertions, 4 deletions
diff --git a/arch/arm/boot/dts/imx6q-sabrelite.dts b/arch/arm/boot/dts/imx6q-sabrelite.dts
index fc1c11cea7d3..9e6852bfaa33 100644
--- a/arch/arm/boot/dts/imx6q-sabrelite.dts
+++ b/arch/arm/boot/dts/imx6q-sabrelite.dts
@@ -134,10 +134,10 @@
pinctrl_audmux: audmuxgrp {
fsl,pins = <
- MX6QDL_PAD_SD2_DAT0__AUD4_RXD 0x80000000
- MX6QDL_PAD_SD2_DAT3__AUD4_TXC 0x80000000
- MX6QDL_PAD_SD2_DAT2__AUD4_TXD 0x80000000
- MX6QDL_PAD_SD2_DAT1__AUD4_TXFS 0x80000000
+ MX6QDL_PAD_SD2_DAT0__AUD4_RXD 0x130b0
+ MX6QDL_PAD_SD2_DAT3__AUD4_TXC 0x130b0
+ MX6QDL_PAD_SD2_DAT2__AUD4_TXD 0x110b0
+ MX6QDL_PAD_SD2_DAT1__AUD4_TXFS 0x130b0
>;
};