summaryrefslogtreecommitdiff
path: root/arch/arm/boot/dts/r8a7790-lager.dts
diff options
context:
space:
mode:
authorBenoit Cousson <bcousson@baylibre.com>2014-06-03 21:02:12 +0900
committerSimon Horman <horms+renesas@verge.net.au>2014-06-17 19:58:20 +0900
commit05f72e03b7553958609d1475c79491f90e6b50d3 (patch)
tree41b545b0c5bb50166e56de595ba869359e32befe /arch/arm/boot/dts/r8a7790-lager.dts
parent4e074bc8114f0ba8a2e0a69fb459564814c9e966 (diff)
ARM: shmobile: lager: Add VDD MPU regulator for DVFS
The CA15 cluster is capable of voltage scaling. Add the regulator in the i2c3 node, to allow the generic CPUFreq driver to use it. Enable the i2c3 pin mux and the device node as well since the da9210 is connected to that bus. Note: In R-CAR Gen2, each frequency is using the same voltage, and DVS control is not used. Therefore, this patch set the voltage(Vmin/Vmax) to 1000mv. Signed-off-by: Benoit Cousson <bcousson@baylibre.com> [gaku.inami.xw@bp.renesas.com: Changes Vmin for disabling DVS] Signed-off-by: Gaku Inami <gaku.inami.xw@bp.renesas.com> Acked-by: Magnus Damm <damm@opensource.se> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Diffstat (limited to 'arch/arm/boot/dts/r8a7790-lager.dts')
-rw-r--r--arch/arm/boot/dts/r8a7790-lager.dts21
1 files changed, 21 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/r8a7790-lager.dts b/arch/arm/boot/dts/r8a7790-lager.dts
index dd2fe46073f2..6472cf0914e2 100644
--- a/arch/arm/boot/dts/r8a7790-lager.dts
+++ b/arch/arm/boot/dts/r8a7790-lager.dts
@@ -204,6 +204,11 @@
"msiof1_tx";
renesas,function = "msiof1";
};
+
+ i2c3_pins: i2c3 {
+ renesas,groups = "i2c3";
+ renesas,function = "i2c3";
+ };
};
&ether {
@@ -317,3 +322,19 @@
cd-gpios = <&gpio3 22 GPIO_ACTIVE_LOW>;
status = "okay";
};
+
+&i2c3 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&i2c3_pins>;
+ status = "okay";
+
+ vdd_dvfs: regulator@68 {
+ compatible = "diasemi,da9210";
+ reg = <0x68>;
+
+ regulator-min-microvolt = <1000000>;
+ regulator-max-microvolt = <1000000>;
+ regulator-boot-on;
+ regulator-always-on;
+ };
+};