summaryrefslogtreecommitdiff
path: root/arch/arm/mach-bcm/headsmp-brcmstb.S
diff options
context:
space:
mode:
authorKevin Hilman <khilman@linaro.org>2015-06-12 13:40:12 -0700
committerKevin Hilman <khilman@linaro.org>2015-06-12 13:40:12 -0700
commite75ea4569d6d1d10935d74ff80bad52dc09bd062 (patch)
treebc5787cd5124233f6958ef3136b8a019e5c2ffd1 /arch/arm/mach-bcm/headsmp-brcmstb.S
parent7b38951b4e1315d3427b78f2095ced8ed9dbdfda (diff)
parent2678bb9fa137726a0b83dd61a9c1636543066755 (diff)
Merge branch 'for-arm-soc' of http://ftp.arm.linux.org.uk/pub/armlinux/kernel/git-cur/linux-2.6-arm into next/cleanup
* 'for-arm-soc' of http://ftp.arm.linux.org.uk/pub/armlinux/kernel/git-cur/linux-2.6-arm: ARM: fix EFM32 build breakage caused by cpu_resume_arm ARM: 8389/1: Add cpu_resume_arm() for firmwares that resume in ARM state ARM: v7 setup function should invalidate L1 cache
Diffstat (limited to 'arch/arm/mach-bcm/headsmp-brcmstb.S')
-rw-r--r--arch/arm/mach-bcm/headsmp-brcmstb.S33
1 files changed, 0 insertions, 33 deletions
diff --git a/arch/arm/mach-bcm/headsmp-brcmstb.S b/arch/arm/mach-bcm/headsmp-brcmstb.S
deleted file mode 100644
index 199c1ea58248..000000000000
--- a/arch/arm/mach-bcm/headsmp-brcmstb.S
+++ /dev/null
@@ -1,33 +0,0 @@
-/*
- * SMP boot code for secondary CPUs
- * Based on arch/arm/mach-tegra/headsmp.S
- *
- * Copyright (C) 2010 NVIDIA, Inc.
- * Copyright (C) 2013-2014 Broadcom Corporation
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation version 2.
- *
- * This program is distributed "as is" WITHOUT ANY WARRANTY of any
- * kind, whether express or implied; without even the implied warranty
- * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- */
-
-#include <asm/assembler.h>
-#include <linux/linkage.h>
-#include <linux/init.h>
-
- .section ".text.head", "ax"
-
-ENTRY(brcmstb_secondary_startup)
- /*
- * Ensure CPU is in a sane state by disabling all IRQs and switching
- * into SVC mode.
- */
- setmode PSR_I_BIT | PSR_F_BIT | SVC_MODE, r0
-
- bl v7_invalidate_l1
- b secondary_startup
-ENDPROC(brcmstb_secondary_startup)