diff options
author | Russell King <rmk+kernel@arm.linux.org.uk> | 2015-07-09 00:30:24 +0100 |
---|---|---|
committer | Greg Kroah-Hartman <gregkh@linuxfoundation.org> | 2015-09-13 09:07:44 -0700 |
commit | 3a9570eadcc10d5952c94ff3180da66c0a0c685e (patch) | |
tree | 6bbeb5cacb21662d68ea7ddc9fcc146f6640fb9e /arch/arm/mach-mv78xx0/db78x00-bp-setup.c | |
parent | a3595b864a2d64cf5084cbd822be622a4b0f5664 (diff) |
ARM: invalidate L1 before enabling coherency
commit bac51ad9d14f6baed3730ef53bedc1eb2238563a upstream.
We must invalidate the L1 cache before enabling coherency, otherwise
secondary CPUs can inject invalid cache lines into the coherent CPU
cluster, which could then be migrated to other CPUs. This fixes a
recent regression with SoCFPGA randomly failing to boot.
Fixes: 02b4e2756e01 ("ARM: v7 setup function should invalidate L1 cache")
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Cc: Alexander Kochetkov <al.kochet@gmail.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
Diffstat (limited to 'arch/arm/mach-mv78xx0/db78x00-bp-setup.c')
0 files changed, 0 insertions, 0 deletions