summaryrefslogtreecommitdiff
path: root/arch/arm/mach-tegra/odm_kit/adaptations/pmu/pcf50626/pcf50626_adc.c
diff options
context:
space:
mode:
authorGary King <gking@nvidia.com>2010-05-14 10:36:33 -0700
committerGary King <gking@nvidia.com>2010-05-14 20:04:06 -0700
commit106de33bf7f410bade659e110a5a7b187b46b8b2 (patch)
tree4d8231dc38fb3c05b6ccb911ff1e3b840d1d444b /arch/arm/mach-tegra/odm_kit/adaptations/pmu/pcf50626/pcf50626_adc.c
parente0426ba3077eae7e326c56487f34719f9638ddb5 (diff)
[ARM/tegra] add NvRm, ODM services, ODM kit for harmony & whistler
add power rail support to GPIO driver Change-Id: I45d4c1110a635047d68fb14f3e72a28f99acbe1b
Diffstat (limited to 'arch/arm/mach-tegra/odm_kit/adaptations/pmu/pcf50626/pcf50626_adc.c')
-rw-r--r--arch/arm/mach-tegra/odm_kit/adaptations/pmu/pcf50626/pcf50626_adc.c196
1 files changed, 196 insertions, 0 deletions
diff --git a/arch/arm/mach-tegra/odm_kit/adaptations/pmu/pcf50626/pcf50626_adc.c b/arch/arm/mach-tegra/odm_kit/adaptations/pmu/pcf50626/pcf50626_adc.c
new file mode 100644
index 000000000000..95347fa42cd7
--- /dev/null
+++ b/arch/arm/mach-tegra/odm_kit/adaptations/pmu/pcf50626/pcf50626_adc.c
@@ -0,0 +1,196 @@
+/*
+ * Copyright (c) 2009 NVIDIA Corporation.
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions are met:
+ *
+ * Redistributions of source code must retain the above copyright notice,
+ * this list of conditions and the following disclaimer.
+ *
+ * Redistributions in binary form must reproduce the above copyright notice,
+ * this list of conditions and the following disclaimer in the documentation
+ * and/or other materials provided with the distribution.
+ *
+ * Neither the name of the NVIDIA Corporation nor the names of its contributors
+ * may be used to endorse or promote products derived from this software
+ * without specific prior written permission.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+ * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
+ * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
+ * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
+ * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
+ * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
+ * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
+ * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
+ * POSSIBILITY OF SUCH DAMAGE.
+ *
+ */
+
+#include "pcf50626_adc.h"
+#include "pcf50626_i2c.h"
+#include "pcf50626_reg.h"
+//#include "pcf50626_supply_info.h"
+
+#define ADC_CONVERSION_DELAY_USEC 70
+#define ADC_CONVERSION_TIMEOUT_USEC 500
+#define ADC_CONVERSION_VOLTAGE_RANGE 2000
+#define ADC_CONVERSION_DIVIDOR 3
+#define ADC_CONVERSION_PRECISION 10
+#define ADC_CONVERSION_SUB_OFFSET 2250
+
+
+static NvBool
+Pcf50626AdcIn1Read(NvOdmPmuDeviceHandle hDevice, NvU32 *volt);
+
+static NvBool
+Pcf50626AdcIn2Read(NvOdmPmuDeviceHandle hDevice, NvU32 *volt);
+
+
+/* read voltage from VBATSENSE */
+NvBool
+Pcf50626AdcVBatSenseRead(NvOdmPmuDeviceHandle hDevice, NvU32 *volt)
+{
+ return Pcf50626AdcIn1Read(hDevice, volt);
+}
+
+static NvBool
+Pcf50626AdcIn1Read(NvOdmPmuDeviceHandle hDevice, NvU32 *volt)
+{
+
+ NvU32 timeout = 0;
+ NvU8 dataS1 = 0;
+ NvU8 dataS3 = 0;
+
+ NV_ASSERT(hDevice);
+ NV_ASSERT(volt);
+
+ // Turn off GPIO7
+ if(! Pcf50626I2cWrite8(hDevice, PCF50626_GPIO7C1_ADDR, 0x0))
+ return NV_FALSE;
+
+
+ //ADCC3 - Division sel
+ if(! Pcf50626I2cWrite8(hDevice, PCF50626_ADCC3_ADDR, PCF50626_ADCC3_RESET))
+ return NV_FALSE;
+
+
+ //ADCC1 - Resolustion, Mux Sel, Avg sel
+ if(! Pcf50626I2cWrite8(hDevice, PCF50626_ADCC1_ADDR, 0x0C))
+ return NV_FALSE;
+
+ // Start Converstion
+ if(! Pcf50626I2cWrite8(hDevice, PCF50626_ADCC1_ADDR, 0x0D))
+ return NV_FALSE;
+
+ // Wait for conversion
+ NvOdmOsWaitUS(ADC_CONVERSION_DELAY_USEC);
+
+ // make sure the conversion is completed, or timeout.
+ while (timeout < ADC_CONVERSION_TIMEOUT_USEC)
+ {
+ if(! Pcf50626I2cRead8(hDevice, PCF50626_ADCS3_ADDR, &dataS3))
+ return NV_FALSE;
+
+ if (dataS3 & 0x80)
+ break;
+
+ NvOdmOsWaitUS(ADC_CONVERSION_DELAY_USEC);
+ timeout += ADC_CONVERSION_DELAY_USEC;
+ }
+
+ if (timeout >= ADC_CONVERSION_TIMEOUT_USEC)
+ {
+ NVODMPMU_PRINTF(("ADC conversion timeout.\n"));
+ return NV_FALSE;
+ }
+
+ // read the conversion result
+ if (!Pcf50626I2cRead8(hDevice, PCF50626_ADCS1_ADDR, &dataS1))
+ return NV_FALSE;
+
+ // Get result
+ *volt = (((NvU32)((dataS1 << 2) | (dataS3 & 0x03))) *
+ ADC_CONVERSION_VOLTAGE_RANGE * ADC_CONVERSION_DIVIDOR)
+ >> ADC_CONVERSION_PRECISION;
+
+ return NV_TRUE;
+}
+
+
+
+/* read bat temperature voltage from ADC2 */
+NvBool
+Pcf50626AdcVBatTempRead(NvOdmPmuDeviceHandle hDevice, NvU32 *volt)
+{
+ return Pcf50626AdcIn2Read(hDevice, volt);
+}
+
+static NvBool
+Pcf50626AdcIn2Read(NvOdmPmuDeviceHandle hDevice, NvU32 *volt)
+{
+ NvU32 timeout = 0;
+ NvU8 dataS1 = 0;
+ NvU8 dataS3 = 0;
+
+ NV_ASSERT(hDevice);
+ NV_ASSERT(volt);
+
+ // Turn off GPIO7
+ if(! Pcf50626I2cWrite8(hDevice, PCF50626_GPIO7C1_ADDR, 0x0))
+ return NV_FALSE;
+
+
+ //ADCC3 - Division sel
+ if(! Pcf50626I2cWrite8(hDevice, PCF50626_ADCC3_ADDR, PCF50626_ADCC3_RESET))
+ return NV_FALSE;
+
+
+ //ADCC1 - Resolustion, Mux Sel, Avg sel
+ if(! Pcf50626I2cWrite8(hDevice, PCF50626_ADCC1_ADDR, 0x2C))
+ return NV_FALSE;
+
+ // Start Converstion
+ if(! Pcf50626I2cWrite8(hDevice, PCF50626_ADCC1_ADDR, 0x2D))
+ return NV_FALSE;
+
+ // Wait for conversion
+ NvOdmOsWaitUS(ADC_CONVERSION_DELAY_USEC);
+
+ // make sure the conversion is completed, or timeout.
+ while (timeout < ADC_CONVERSION_TIMEOUT_USEC)
+ {
+ if(! Pcf50626I2cRead8(hDevice, PCF50626_ADCS3_ADDR, &dataS3))
+ return NV_FALSE;
+
+ if (dataS3 & 0x80)
+ break;
+
+ NvOdmOsWaitUS(ADC_CONVERSION_DELAY_USEC);
+ timeout += ADC_CONVERSION_DELAY_USEC;
+ }
+
+ if (timeout >= ADC_CONVERSION_TIMEOUT_USEC)
+ {
+ NVODMPMU_PRINTF(("ADC conversion timeout.\n"));
+ return NV_FALSE;
+ }
+
+ // read the conversion result
+ if (!Pcf50626I2cRead8(hDevice, PCF50626_ADCS1_ADDR, &dataS1))
+ return NV_FALSE;
+
+ // Get result
+ *volt = (((NvU32)((dataS1 << 2) | (dataS3 & 0x03))) *
+ ADC_CONVERSION_VOLTAGE_RANGE * ADC_CONVERSION_DIVIDOR)
+ >> ADC_CONVERSION_PRECISION;
+
+ return NV_TRUE;
+}
+
+
+
+