summaryrefslogtreecommitdiff
path: root/arch/arm/mach-tegra/tegra11_soctherm.c
diff options
context:
space:
mode:
authorDiwakar Tundlam <dtundlam@nvidia.com>2013-03-13 19:00:44 -0700
committerDan Willemsen <dwillemsen@nvidia.com>2013-09-14 13:04:07 -0700
commit99d2974ef1758f92afb4ade47cb39881cb7b8bfd (patch)
treed224e08233fb3eab7c1fd5b34805d146d3fdfa13 /arch/arm/mach-tegra/tegra11_soctherm.c
parent74066f0c8a064e510cc382615e3fbf08dd488b87 (diff)
arm: tegra: soctherm: No hysteresis needed since HW has it implicitly
Due to the way HW implements up and down threholds for a trip_point, there is an implicit hysteresis of about 1C. Additional hysteresis is not needed. Removed setting default hysteresis in driver and edp cooling device. If additional hysteresis is needed, setting it in trip_info in board files will take effect as before for PASSIVE trip points. Bug 1250096 Change-Id: I84597bccc46f19f02b4fa710035f13dd9102e2f3 Signed-off-by: Diwakar Tundlam <dtundlam@nvidia.com> Reviewed-on: http://git-master/r/209376 (cherry picked from commit 20562e8399e9299d34029e681c2eb1757f5894aa) Reviewed-on: http://git-master/r/210453 Reviewed-by: Simone Willett <swillett@nvidia.com> Tested-by: Simone Willett <swillett@nvidia.com>
Diffstat (limited to 'arch/arm/mach-tegra/tegra11_soctherm.c')
-rw-r--r--arch/arm/mach-tegra/tegra11_soctherm.c6
1 files changed, 0 insertions, 6 deletions
diff --git a/arch/arm/mach-tegra/tegra11_soctherm.c b/arch/arm/mach-tegra/tegra11_soctherm.c
index 26af6d631c34..544bc66937d9 100644
--- a/arch/arm/mach-tegra/tegra11_soctherm.c
+++ b/arch/arm/mach-tegra/tegra11_soctherm.c
@@ -563,10 +563,6 @@ static inline void prog_hw_threshold(struct thermal_trip_info *trip_state,
r = soctherm_readl(reg_off);
r = REG_SET(r, CTL_LVL0_CPU0_UP_THRESH, trip_temp);
- trip_state->hysteresis = trip_state->hysteresis ?:
- LOWER_PRECISION_FOR_CONV(1000);
- trip_temp -= LOWER_PRECISION_FOR_TEMP(trip_state->hysteresis / 1000);
-
r = REG_SET(r, CTL_LVL0_CPU0_DN_THRESH, trip_temp);
r = REG_SET(r, CTL_LVL0_CPU0_EN, 1);
r = REG_SET(r, CTL_LVL0_CPU0_CPU_THROT,
@@ -727,8 +723,6 @@ static int soctherm_bind(struct thermal_zone_device *thz,
trip_state = &plat_data.therm[index].trips[i];
if (trip_state->bound)
continue;
- trip_state->hysteresis = trip_state->hysteresis ?:
- LOWER_PRECISION_FOR_CONV(1000);
if (trip_state->cdev_type &&
!strncmp(trip_state->cdev_type, cdev->type,
THERMAL_NAME_LENGTH)) {