summaryrefslogtreecommitdiff
path: root/arch/arm/mach-tegra/tegra12_dvfs.c
diff options
context:
space:
mode:
authorKrishna Sitaraman <ksitaraman@nvidia.com>2013-11-20 13:20:35 -0800
committerChao Xu <cxu@nvidia.com>2013-11-22 14:19:52 -0800
commit2ad3391545c01a9121fe347a7ac4be5b81043f57 (patch)
treeabd96fd0aea43062a2ac36a9a578255383ce1b62 /arch/arm/mach-tegra/tegra12_dvfs.c
parent48b2c480d47ff199063c0d8dd33bb6c6274c204d (diff)
ARM: Tegra12: Clocks: Add xusb from dvfs table
Xusb cannot be run at 800mv. Hence adding it back to dvfs table to prevent switching to 800mV when xusb is active. Bug 1342499 Change-Id: I2d6a3299528028e2f6db11e0f8056d623f27db5e Signed-off-by: Krishna Sitaraman <ksitaraman@nvidia.com> Reviewed-on: http://git-master/r/333611 Reviewed-by: Aleksandr Frid <afrid@nvidia.com> Reviewed-by: Chao Xu <cxu@nvidia.com>
Diffstat (limited to 'arch/arm/mach-tegra/tegra12_dvfs.c')
-rw-r--r--arch/arm/mach-tegra/tegra12_dvfs.c9
1 files changed, 9 insertions, 0 deletions
diff --git a/arch/arm/mach-tegra/tegra12_dvfs.c b/arch/arm/mach-tegra/tegra12_dvfs.c
index e6090f380233..0cd680d82f86 100644
--- a/arch/arm/mach-tegra/tegra12_dvfs.c
+++ b/arch/arm/mach-tegra/tegra12_dvfs.c
@@ -291,6 +291,15 @@ static struct dvfs core_dvfs_table[] = {
CORE_DVFS("pciex", -1, -1, 1, KHZ, 250000, 250000, 250000, 500000, 500000, 500000, 500000, 500000),
CORE_DVFS("mselect", -1, -1, 1, KHZ, 102000, 102000, 204000, 204000, 408000, 408000, 408000, 408000),
+
+ /* Core voltages (mV): 800, 850, 900, 950, 1000, 1050, 1100, 1150 */
+ /* xusb clocks */
+ CORE_DVFS("xusb_falcon_src", -1, -1, 1, KHZ, 1, 336000, 336000, 336000, 336000, 336000 , 336000, 336000),
+ CORE_DVFS("xusb_host_src", -1, -1, 1, KHZ, 1, 112000, 112000, 112000, 112000, 112000 , 112000, 112000),
+ CORE_DVFS("xusb_dev_src", -1, -1, 1, KHZ, 1, 58300, 58300, 58300, 112000, 112000 , 112000, 112000),
+ CORE_DVFS("xusb_ss_src", -1, -1, 1, KHZ, 1, 120000, 120000, 120000, 120000, 120000 , 120000, 120000),
+ CORE_DVFS("xusb_fs_src", -1, -1, 1, KHZ, 1, 48000, 48000, 48000, 48000, 48000 , 48000, 48000),
+ CORE_DVFS("xusb_hs_src", -1, -1, 1, KHZ, 1, 60000, 60000, 60000, 60000, 60000 , 60000, 60000),
};
/*