summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi
diff options
context:
space:
mode:
authorNeil Armstrong <narmstrong@baylibre.com>2019-08-26 09:25:39 +0200
committerKevin Hilman <khilman@baylibre.com>2019-08-29 16:17:42 -0700
commit3d9e764830496f9f1fa13c6635a818f65abb080e (patch)
tree12e8c6871c703fbc8f9c6399612b44597770a797 /arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi
parentc9a4b25c3d982a6463cfe5f87dff7dcc58cc6da4 (diff)
arm64: dts: meson-sm1-sei610: enable DVFS
This enables DVFS for the Amlogic SM1 based SEI610 board by: - Adding the SM1 SoC OPPs taken from the vendor tree - Selecting the SM1 Clock controller instead of the G12A one - Adding the CPU rail regulator, PWM and OPPs for each CPU nodes. Each power supply can achieve 0.69V to 1.05V using a single PWM output clocked at 666KHz with an inverse duty-cycle. DVFS has been tested by running the arm64 cpuburn at [1] and cycling between all the possible cpufreq translations of the cpu cluster and checking the final frequency using the clock-measurer, script at [2]. [1] https://github.com/ssvb/cpuburn-arm/blob/master/cpuburn-a53.S [2] https://gist.github.com/superna9999/d4de964dbc0f84b7d527e1df2ddea25f Signed-off-by: Neil Armstrong <narmstrong@baylibre.com> Reviewed-by: Kevin Hilman <khilman@baylibre.com> Tested-by: Kevin Hilman <khilman@baylibre.com> Signed-off-by: Kevin Hilman <khilman@baylibre.com>
Diffstat (limited to 'arch/arm64/boot/dts/amlogic/meson-g12-common.dtsi')
0 files changed, 0 insertions, 0 deletions