summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/fsl-imx8mq-evk-dcss-rm67191.dts
diff options
context:
space:
mode:
authorRobert Chiras <robert.chiras@nxp.com>2018-07-13 10:53:50 +0300
committerJason Liu <jason.hui.liu@nxp.com>2019-02-12 10:32:39 +0800
commit93d97709b2aec52d45a7e864f58e54883a5d24b6 (patch)
tree896f239d6569b11f7d6519a84e32b60f136f12c6 /arch/arm64/boot/dts/freescale/fsl-imx8mq-evk-dcss-rm67191.dts
parent68ed3871806b9f5b10eff41b1992e06f1d1fd2de (diff)
MLK-18877-3: arm64: dts: imx8mq: Refactor dts files
Currently, there are a lot of dts bindings duplicated into many files because of the multiple possible use-cases. Still, some bindings can be defined in a single file, then re-used in each specific dts file, with the required specific scenario changes. Therefore: 1. Move the adv7535 (DSI-HDMI converter) and synaptics_dsx_ts (DSI touch) definitions to fsl-imx8mq-evk.dts file. 2. Removed the max-res binding from the main dtsi file. This is a limitation and should NOT be present in the main definition of lcdif. Use this limitation only in specific dts files which requires such limitations. For example in the dual-display.dts file, where the lcdif is used along with the dcss; lcdif has to be limited because of the low bandwidth when used in the same time with dcss. Signed-off-by: Robert Chiras <robert.chiras@nxp.com>
Diffstat (limited to 'arch/arm64/boot/dts/freescale/fsl-imx8mq-evk-dcss-rm67191.dts')
-rw-r--r--arch/arm64/boot/dts/freescale/fsl-imx8mq-evk-dcss-rm67191.dts21
1 files changed, 1 insertions, 20 deletions
diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8mq-evk-dcss-rm67191.dts b/arch/arm64/boot/dts/freescale/fsl-imx8mq-evk-dcss-rm67191.dts
index 3609d7f57ac3..91a7d389aec3 100644
--- a/arch/arm64/boot/dts/freescale/fsl-imx8mq-evk-dcss-rm67191.dts
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8mq-evk-dcss-rm67191.dts
@@ -100,7 +100,7 @@
};
};
- port@1 {
+ port@2 {
mipi_dsi_bridge_out: endpoint {
remote-endpoint = <&panel1_in>;
};
@@ -114,24 +114,5 @@
MX8MQ_IOMUXC_ECSPI1_SCLK_GPIO5_IO6 0x16
>;
};
-
- pinctrl_i2c1_synaptics_dsx_io: synaptics_dsx_iogrp {
- fsl,pins = <
- MX8MQ_IOMUXC_ECSPI1_MOSI_GPIO5_IO7 0x19
- >;
- };
-
- };
-};
-
-&i2c1 {
- synaptics_dsx_ts@20 {
- compatible = "synaptics_dsx";
- reg = <0x20>;
- pinctrl-names = "default";
- pinctrl-0 = <&pinctrl_i2c1_synaptics_dsx_io>;
- interrupt-parent = <&gpio5>;
- interrupts = <7 8>;
- status = "okay";
};
};