summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/freescale/fsl-imx8qm-lpddr4-arm2_ca53.dts
diff options
context:
space:
mode:
authorAnson Huang <Anson.Huang@nxp.com>2017-05-15 17:08:58 +0800
committerJason Liu <jason.hui.liu@nxp.com>2019-02-12 10:26:31 +0800
commitcefdd6ea8b7548c9d6aabfbc8b08292a757854ed (patch)
tree85b2182c95ea3e55c366a7190057ec09342bcc3a /arch/arm64/boot/dts/freescale/fsl-imx8qm-lpddr4-arm2_ca53.dts
parente6d5a1f16c6111b0e50351660092d884ce56f7a6 (diff)
MLK-14902 ARM64: dts: freescale: imx8qm: make default dtb boot up all cores
Change dtb's core settings as below on i.MX8QM: boot up 4 CA53 and 2 CA72 (using CA53 specific flash.bin) fsl-imx8qm-lpddr4-arm2.dts boot up 4 CA53 (using CA53 specific flash.bin) fsl-imx8qm-lpddr4-arm2_ca53.dts boot up 2 CA72 (using CA72 specific flash.bin) fsl-imx8qm-lpddr4-arm2_ca72.dts Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Diffstat (limited to 'arch/arm64/boot/dts/freescale/fsl-imx8qm-lpddr4-arm2_ca53.dts')
-rw-r--r--arch/arm64/boot/dts/freescale/fsl-imx8qm-lpddr4-arm2_ca53.dts24
1 files changed, 24 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/freescale/fsl-imx8qm-lpddr4-arm2_ca53.dts b/arch/arm64/boot/dts/freescale/fsl-imx8qm-lpddr4-arm2_ca53.dts
new file mode 100644
index 000000000000..9c42d98899b0
--- /dev/null
+++ b/arch/arm64/boot/dts/freescale/fsl-imx8qm-lpddr4-arm2_ca53.dts
@@ -0,0 +1,24 @@
+/*
+ * Copyright (C) 2016 Freescale Semiconductor, Inc.
+ * Copyright 2017 NXP
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License
+ * as published by the Free Software Foundation; either version 2
+ * of the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include "fsl-imx8qm-lpddr4-arm2.dts"
+
+&A72_0 {
+ device_type = "";
+};
+
+&A72_1 {
+ device_type = "";
+};