diff options
author | Claudiu Manoil <claudiu.manoil@nxp.com> | 2019-06-20 19:53:55 +0300 |
---|---|---|
committer | Dong Aisheng <aisheng.dong@nxp.com> | 2019-11-25 16:11:22 +0800 |
commit | 6388ac60f68d622752cb1bbb1c90ffb617773173 (patch) | |
tree | f19854b8b5e8c4feaf51a6803d9e7229e983d34d /arch/arm64/boot/dts/freescale/fsl-ls1028a-rdb.dts | |
parent | 1c5cb7c99b972855842c76b969af21ac37950b9d (diff) |
arm64: dts: fsl: ls1028a: Enable switch PHYs on RDB
Just link the switch PHY nodes to the central MDIO
controller PCIe endpoint node on ls1028 (implemented
as PF3) so that PHYs are configurable via MDIO.
Signed-off-by: Claudiu Manoil <claudiu.manoil@nxp.com>
Diffstat (limited to 'arch/arm64/boot/dts/freescale/fsl-ls1028a-rdb.dts')
-rw-r--r-- | arch/arm64/boot/dts/freescale/fsl-ls1028a-rdb.dts | 39 |
1 files changed, 39 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1028a-rdb.dts b/arch/arm64/boot/dts/freescale/fsl-ls1028a-rdb.dts index c753d0514481..8a7dbb3892a6 100644 --- a/arch/arm64/boot/dts/freescale/fsl-ls1028a-rdb.dts +++ b/arch/arm64/boot/dts/freescale/fsl-ls1028a-rdb.dts @@ -208,6 +208,45 @@ status = "disabled"; }; +&enetc_mdio_pf3 { + qsgmii_phy1: ethernet-phy@4 { + reg = <0x10>; + }; + + qsgmii_phy2: ethernet-phy@5 { + reg = <0x11>; + }; + + qsgmii_phy3: ethernet-phy@6 { + reg = <0x12>; + }; + + qsgmii_phy4: ethernet-phy@7 { + reg = <0x13>; + }; +}; + +/* l2switch ports */ +&switch_port0 { + phy-handle = <&qsgmii_phy1>; + phy-connection-type = "qsgmii"; +}; + +&switch_port1 { + phy-handle = <&qsgmii_phy2>; + phy-connection-type = "qsgmii"; +}; + +&switch_port2 { + phy-handle = <&qsgmii_phy3>; + phy-connection-type = "qsgmii"; +}; + +&switch_port3 { + phy-handle = <&qsgmii_phy4>; + phy-connection-type = "qsgmii"; +}; + &sai4 { status = "okay"; }; |