summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi
diff options
context:
space:
mode:
authorMasahiro Yamada <yamada.masahiro@socionext.com>2017-08-10 01:43:31 +0900
committerMasahiro Yamada <yamada.masahiro@socionext.com>2017-08-13 08:43:27 +0900
commite5aefb380eafe176de066ddde1d354a167a9d474 (patch)
treebe6d444a7dcba95a238d37203a0dd8d8c59063db /arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi
parent6b8b062ead12a6c43dafb0ec9bc84d0a789e5f27 (diff)
arm64: dts: uniphier: add Denali NAND controller nodes
Add NAND controller node to LD11 and LD20. Neither of them supports the CS1 line, so pinctrl is set up for a single CS line. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
Diffstat (limited to 'arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi')
-rw-r--r--arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi11
1 files changed, 11 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi b/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi
index 73e468bcaa35..58f8fdfc137c 100644
--- a/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi
+++ b/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi
@@ -393,6 +393,17 @@
compatible = "socionext,uniphier-wdt";
};
};
+
+ nand: nand@68000000 {
+ compatible = "socionext,uniphier-denali-nand-v5b";
+ status = "disabled";
+ reg-names = "nand_data", "denali_reg";
+ reg = <0x68000000 0x20>, <0x68100000 0x1000>;
+ interrupts = <0 65 4>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_nand>;
+ clocks = <&sys_clk 2>;
+ };
};
};