summaryrefslogtreecommitdiff
path: root/arch/arm64/boot/dts/ti/k3-am62-main.dtsi
diff options
context:
space:
mode:
authorJudith Mendez <jm@ti.com>2023-11-08 13:37:56 -0600
committerPraneeth Bajjuri <praneeth@ti.com>2023-11-08 16:33:20 -0600
commitacba2350f783149c905a00883d414d847ab1d9e7 (patch)
treec1ce634e81e3dc43a620bd86f5bb04ea9113376b /arch/arm64/boot/dts/ti/k3-am62-main.dtsi
parent9dc68b518b37341e1994c17c59e73ba8a52b3c53 (diff)
arm64: dts: ti: k3-am62x: Enable eQEP
There are 3 instances of eQEP on AM62x. Only EQEP0 signals can be routed to the user expansion so enable EQEP0 in k3-am62x-sk-eqep.dtso overlay. The name for this overlay is of type k3-am62x-sk* since the overlay can be used for more devices, including AM62A-SK. Enable EQEP via overlay since external hardware is required to test eQEP. Signed-off-by: Judith Mendez <jm@ti.com>
Diffstat (limited to 'arch/arm64/boot/dts/ti/k3-am62-main.dtsi')
-rw-r--r--arch/arm64/boot/dts/ti/k3-am62-main.dtsi30
1 files changed, 30 insertions, 0 deletions
diff --git a/arch/arm64/boot/dts/ti/k3-am62-main.dtsi b/arch/arm64/boot/dts/ti/k3-am62-main.dtsi
index c554bec7ed18..670986783c89 100644
--- a/arch/arm64/boot/dts/ti/k3-am62-main.dtsi
+++ b/arch/arm64/boot/dts/ti/k3-am62-main.dtsi
@@ -839,6 +839,36 @@
status = "disabled";
};
+ eqep0: counter@23200000 {
+ compatible = "ti,am3352-eqep";
+ reg = <0x00 0x23200000 0x00 0x100>;
+ power-domains = <&k3_pds 59 TI_SCI_PD_EXCLUSIVE>;
+ clocks = <&k3_clks 59 0>;
+ clock-names = "fck";
+ interrupts = <GIC_SPI 116 IRQ_TYPE_EDGE_RISING>;
+ status = "disabled";
+ };
+
+ eqep1: counter@23210000 {
+ compatible = "ti,am3352-eqep";
+ reg = <0x00 0x23210000 0x00 0x100>;
+ power-domains = <&k3_pds 60 TI_SCI_PD_EXCLUSIVE>;
+ clocks = <&k3_clks 60 0>;
+ clock-names = "fck";
+ interrupts = <GIC_SPI 117 IRQ_TYPE_EDGE_RISING>;
+ status = "disabled";
+ };
+
+ eqep2: counter@23220000 {
+ compatible = "ti,am3352-eqep";
+ reg = <0x00 0x23220000 0x00 0x100>;
+ power-domains = <&k3_pds 62 TI_SCI_PD_EXCLUSIVE>;
+ clocks = <&k3_clks 62 0>;
+ clock-names = "fck";
+ interrupts = <GIC_SPI 118 IRQ_TYPE_EDGE_RISING>;
+ status = "disabled";
+ };
+
main_mcan0: can@20701000 {
compatible = "bosch,m_can";
reg = <0x00 0x20701000 0x00 0x200>,