diff options
| author | Ralf Baechle <ralf@linux-mips.org> | 2013-09-19 11:15:49 +0200 |
|---|---|---|
| committer | Ralf Baechle <ralf@linux-mips.org> | 2013-09-19 11:23:10 +0200 |
| commit | 8b8a7634315be747959b0165e38138879f93cf6c (patch) | |
| tree | 8559e2a5ba5149aff5079713e28945b226faca96 /arch/mips/pci/pci-bcm1480.c | |
| parent | 2f9ee82c2a1af01966cedaa9cb144acb6fca9932 (diff) | |
MIPS: Disable usermode switching of the FR bit for MIPS R5 CPUs.
Currently the kernel will always use the FR=0 register model for O32. If
an O32 application did enable FR=1 mode, some data from another application
might be leaked in the extra registers becoming visible.
Iow, this patch is meant to make the kernel MIPS R5 tolerant but leaves
proper MIPS R5 support to a future patchset.
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/pci/pci-bcm1480.c')
0 files changed, 0 insertions, 0 deletions