summaryrefslogtreecommitdiff
path: root/ipc/compat.c
diff options
context:
space:
mode:
authorJon Mason <jdmason@kudzu.us>2006-10-05 18:47:21 +0200
committerAndi Kleen <andi@basil.nowhere.org>2006-10-05 18:47:21 +0200
commit76fd231717453e06347ad17b3fc1707c6918d172 (patch)
treeeb6178d9604a352a6603294478d740cb64986936 /ipc/compat.c
parentdedc9937e876cb5430bca6a1dccfcc2ff22f8b7c (diff)
[PATCH] x86-64: Calgary IOMMU: Fix off by one when calculating register space location
The purpose of the code being modified is to determine the location of the calgary chip address space. This is done by a magical formula of FE0MB-8MB*OneBasedChassisNumber+1MB*(RioNodeId-ChassisBase) to find the offset where BIOS puts it. In this formula, OneBasedChassisNumber corresponds to the NUMA node, and rionodeid is always 2 or 3 depending on which chip in the system it is. The problem was that we had an off by one error that caused us to account some busses to the wrong chip and thus give them the wrong address space. Fixes RH bugzilla #203971. Signed-off-by: Jon Mason <jdmason@kudzu.us> Signed-off-bu: Muli Ben-Yehuda <muli@il.ibm.com> Signed-off-by: Andi Kleen <ak@suse.de>
Diffstat (limited to 'ipc/compat.c')
0 files changed, 0 insertions, 0 deletions