diff options
| author | Shengjiu Wang <shengjiu.wang@nxp.com> | 2017-11-17 16:29:46 +0800 |
|---|---|---|
| committer | Dong Aisheng <aisheng.dong@nxp.com> | 2019-11-25 15:48:30 +0800 |
| commit | e71db44eb026adb9502e4fd363cf32b79dd6347d (patch) | |
| tree | 4f3eb1558b255f93dc0f887170ae66e45b4153a9 /sound/soc/fsl/fsl_asrc.h | |
| parent | 5cfc86a07a661552eef70ec708027c8a39f7e6fa (diff) | |
MLK-16839-1: ASoC: fsl_asrc: selec a proper clock source from the clock list
In internal ratio mode, when the clock rate can't be divided with no
remainder, The final convert ratio is not as expected, there is distortion
in output data.
So need to select a proper clock source for this mode, if can't find a good
clock source, then swith to ideal ratio mode.
Signed-off-by: Shengjiu Wang <shengjiu.wang@nxp.com>
Diffstat (limited to 'sound/soc/fsl/fsl_asrc.h')
| -rw-r--r-- | sound/soc/fsl/fsl_asrc.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/sound/soc/fsl/fsl_asrc.h b/sound/soc/fsl/fsl_asrc.h index 3dec3abc5fec..fd1fe4a9fd21 100644 --- a/sound/soc/fsl/fsl_asrc.h +++ b/sound/soc/fsl/fsl_asrc.h @@ -356,6 +356,7 @@ struct fsl_asrc { struct clk *ipg_clk; struct clk *spba_clk; struct clk *asrck_clk[ASRC_CLK_MAX_NUM]; + unsigned char *clk_map[2]; spinlock_t lock; struct fsl_asrc_pair *pair[ASRC_PAIR_MAX_NUM]; |