Age | Commit message (Collapse) | Author |
|
Kernel 3.1 has more than 32 quirks
changing quirks type to u64
Bug 921653
Change-Id: Id6607347e6e48cfa1534f1260e277f6e2f7a42ee
Signed-off-by: naveenk <naveenk@nvidia.com>
Reviewed-on: http://git-master/r/73167
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Pavan Kunapuli <pkunapuli@nvidia.com>
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Wait tx fifo to be empty on close for the time it is require
to make fifo empty.
bug 921225
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Change-Id: I0ea2ec488e975833103218d86e8dc37aec79ef88
Reviewed-on: http://git-master/r/72858
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Reviewed-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Tested-by: Prashant Gaikwad <pgaikwad@nvidia.com>
|
|
put busses array as last struct member to avoid overwritting
arb_recovery function pointer.
Bug:889581
Reviewed-on: http://git-master/r/58347
(cherry picked from commit 223b2794fb0d3e94ccfb28549b74941a492415dd)
Change-Id: I4e8792a0cb42255724c8e45baea4f273181a8e2f
Signed-off-by: Linqiang Pu <dpu@nvidia.com>
Reviewed-on: http://git-master/r/58942
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Enabled io dpd when clock is disabled for each SD instance.
Clock enable for the SD instance causes io dpd to be disabled.
bug 919993
Change-Id: I7d58517a7c51ce969a167abf7bb90ea89731d999
Signed-off-by: Bitan Biswas <bbiswas@nvidia.com>
Reviewed-on: http://git-master/r/72027
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
On Harmony during PNP of UART console, spurious interrupts are triggered
continuously. Hence kernel/irq/spurious.c will disable the interrupt.
To avoid the trigger of spurious interrupts, this patch disables the
modem status interrupts.
Bug: 909044
Change-Id: I00529ed16503d2c29f377e558b90f2c379e8b624
Signed-off-by: Ramalingam C <ramalingamc@nvidia.com>
Reviewed-on: http://git-master/r/72751
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Deleted the tegra debugfs /sys entry. Instead have a unified
/sys/power/suspend/mode sysfs entry to set the suspend state.
Bug 911096
Change-Id: I280eb0ed0f5c8b46c2147d84c27b1cf728078709
Signed-off-by: Sanjay Singh Rawat <srawat@nvidia.com>
Reviewed-on: http://git-master/r/72419
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Mayuresh Kulkarni <mkulkarni@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
-Added support for setting a pin io state to INPUT/OUTPUT.
-Exported tegra_pinmux _get_pingroup/_set_io to make them
available to loadable kernel modules.
Bug 845065
Change-Id: I7d9500f590b804d1d222dfd7e42d1dbfc6686611
Signed-off-by: Pradeep Goudagunta <pgoudagunta@nvidia.com>
Reviewed-on: http://git-master/r/71975
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Uart clock source has divisor of 16 bits where
LSB is 0.5.
Adding support for divisor 15.1 and configuring uart
for use the 15.1 type divisor.
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Change-Id: Ifdd77041e7abb43026bbfb273f6e12923d64d607
Reviewed-on: http://git-master/r/70324
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
|
|
during suspend if bias is set to off then disable the pll_a and
related clock only once this would prevent the kernel warnings
Bug: 920911
Change-Id: Id85cba4548894572dfd17e51c8a55707bfba7105
Signed-off-by: Nikesh Oswal <noswal@nvidia.com>
Reviewed-on: http://git-master/r/72739
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Defined IO deep power down(DPD) APIs for tegra drivers -
tegra_io_dpd_get - returns dpd handle
tegra_io_dpd_enable - enable driver dpd
tegra_io_dpd_disable - disables driver dpd
bug 919993
Change-Id: I45976b41dca0e3e9266ace86393ef4db8b20c97b
Signed-off-by: Bitan Biswas <bbiswas@nvidia.com>
Reviewed-on: http://git-master/r/72737
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
bq27x00 takes 3 to 4 second to update charging/discharging
status so it requires to schedule work after 4 second on
external powersupply change.
Bug 902678
Change-Id: Ic5b42804ee3cd98ffab762c042bad447934eba85
Signed-off-by: Pritesh Raithatha <praithatha@nvidia.com>
Reviewed-on: http://git-master/r/72411
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Apply the highest bandwidth setting before windows are programmed rather
than waiting for vblank.
Bug 914917
Change-Id: Iaaede9966191fdfc896bbbb19fbbadf9c4598bff
Signed-off-by: Jon Mayo <jmayo@nvidia.com>
Reviewed-on: http://git-master/r/72301
Reviewed-by: Michael I Gold <gold@nvidia.com>
Tested-by: Michael I Gold <gold@nvidia.com>
|
|
Enable Cardhu dock Ethernet
Change-Id: Icc2f6329938f74816b304ff32dd7b554f645b088
Signed-off-by: Mursalin Akon <makon@nvidia.com>
Reviewed-on: http://git-master/r/70634
Reviewed-by: Lokesh Pathak <lpathak@nvidia.com>
Tested-by: Lokesh Pathak <lpathak@nvidia.com>
|
|
After switching the voltage and enabling the
clock, wait for 1 msec for the clock to become
stable.
Bug 918563
Change-Id: I3cda964280daf739e8898dffb6ba3ed22ff54b14
Signed-off-by: Pavan Kunapuli <pkunapuli@nvidia.com>
Reviewed-on: http://git-master/r/72231
Reviewed-by: Naveen Kumar Arepalli <naveenk@nvidia.com>
Tested-by: Naveen Kumar Arepalli <naveenk@nvidia.com>
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
|
|
Move source files related to host1x into an own directory.
Bug 871237
Change-Id: I6fa3ef057f8b788c37dd2ab698271cf7508711c6
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-on: http://git-master/r/71783
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Mayuresh Kulkarni <mkulkarni@nvidia.com>
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-by: Jon Mayo <jmayo@nvidia.com>
|
|
A work around for Ethernet adapter with EEPROM
that has not been programmed.
Change-Id: I24242d404bda951d740dfb5ebfeae8dd692524ab
Signed-off-by: Mursalin Akon <makon@nvidia.com>
Reviewed-on: http://git-master/r/70633
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Allen Martin <amartin@nvidia.com>
|
|
Enabled mtd and yaffs support for harmony
Bug: 921742
Change-Id: I9ccadf8bd568f8c1421351378e94f17a92a6d322
Signed-off-by: Preetham Chandru R <pchandru@nvidia.com>
Reviewed-on: http://git-master/r/72870
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Repeat key events reported to android causes keys (e.g power key) to be
treated differently. Disable EV_REP on android platforms for now.
BUG 918758
Change-Id: I62a7c495303a906ef72738465ce5101d244e725d
Signed-off-by: Nitin Kumbhar <nkumbhar@nvidia.com>
Reviewed-on: http://git-master/r/72953
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
A flag, disable_ev_rep, is added to enable/disable repeat events
reported from the keyboard driver.
BUG 918758
Change-Id: I65be2f795fd64ebb7d36ad278aa2b24362c1e5ea
Signed-off-by: Nitin Kumbhar <nkumbhar@nvidia.com>
Reviewed-on: http://git-master/r/72952
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Add proper epoch and cap selection to rtc_data.
Bug: 921782
Change-Id: Ie408eaaa5239494230a36c1588bff601e176fba1
Reviewed-on: http://git-master/r/69838
Signed-off-by: Jong Kim <jongk@nvidia.com>
Signed-off-by: Preetham Chandru R <pchandru@nvidia.com>
Reviewed-on: http://git-master/r/72880
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Shashank Sharma <shashanks@nvidia.com>
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Added support for SMSC LAN95XX based USB 2.0
Change-Id: Ifa29b83fe5aba5a3d9adf66f5de9d59618384a72
Signed-off-by: Preetham Chandru <pchandru@nvidia.com>
Reviewed-on: http://git-master/r/72750
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-by: Shashank Sharma <shashanks@nvidia.com>
|
|
Enabled vbus1 & vbus3 for PM311 & PM305 boards. In PM311 & PM305 the gpios
used to enable vbu1 and vbus3 are TEGRA_GPIO_PCC7 & TEGRA_GPIO_PCC6
Bug: 914114
Change-Id: Id52cf6399526cb135968370478b5ac1bd53fe364
Signed-off-by: Preetham Chandru R
Reviewed-on: http://git-master/r/72409
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Fixed system resume issue with hsic phy interface by
removing "usb_set_device_state(udev, USB_STATE_CONFIGURED)"
from tegra_usb_resume function. This line was added for old
kernels and not required for K39.
BUG 905931
Signed-off-by: Seshendra Gadagottu <sgadagottu@nvidia.com>
Change-Id: I53e34b4d46de23e88eedc02ca1fb4f380d6c1525
Reviewed-on: http://git-master/r/72403
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Seshendra Gadagottu <sgadagottu@nvidia.com>
Tested-by: Seshendra Gadagottu <sgadagottu@nvidia.com>
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
|
|
Updated Tegra3 auto-hotplug state machine:
- no longer enter down state on LP CPU (there is no down path on LP)
- no longer enter idle state on G CPU (since load distribution between
G cores may change without CPU frequency change, continue polling)
- allow only disabled or idle state to be set via auto-hotplug sysfs
node, and synchronize with cpufreq governor in the latter case
Change-Id: Ibb93ddca852bbe1341fc5c52b0c83c16e9963e9d
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/71584
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Wen Yi <wyi@nvidia.com>
Reviewed-by: Diwakar Tundlam <dtundlam@nvidia.com>
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
|
|
We must keep the regulator ON always else spurious interrupts
are generated.
This reverts commit 0bdf658f5cd064e41cbbb12a6d1eff5fc0bd09f9.
Bug: 916893
Bug: 918912
Signed-off-by: Nikesh Oswal <noswal@nvidia.com>
Change-Id: I8effc272b71cf103da6f142b949091db9d953742
Reviewed-on: http://git-master/r/72364
Tested-by: Nikesh Oswal <noswal@nvidia.com>
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Reviewed-by: Sumit Bhattacharya <sumitb@nvidia.com>
|
|
Bug: 912897
Change-Id: I3bdc879d7eecea78eace7452fd9b157f68aeea48
Signed-off-by: Nikesh Oswal <noswal@nvidia.com>
Reviewed-on: http://git-master/r/72355
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Scott Peterson <speterson@nvidia.com>
Reviewed-by: Sumit Bhattacharya <sumitb@nvidia.com>
|
|
stop the enabling/disabling of i2s capture from i2s dai in
voice call recording usecase because this would be handled
by the voice call management functions and also add parameters
for voice call record usecase in i2s structures.
Bug: 912897
Change-Id: I9df117300121218fe7f258fd8c79092ab3e1f8e1
Signed-off-by: Nikesh Oswal <noswal@nvidia.com>
Reviewed-on: http://git-master/r/72352
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
Changes done:
1. As Ricoh RTC month range is between 1 - 12 instead of
0 - 11, fixing it.
2. Filling only two valid BCD digits in the year fields.
3. Enabling YAL alone, with workaround.
4. Code clean up based on check patch warnings.
bug 902137
Change-Id: I497ac5d04230e87baa776e84f6eafa8a28ae54ea
Signed-off-by: venu byravarasu <vbyravarasu@nvidia.com>
Reviewed-on: http://git-master/r/72082
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Move source files related to gr3d into own directory.
Bug 871237
Change-Id: I5118ad792d6ec136d2ec2575eff931e112d5f3b2
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-on: http://git-master/r/71782
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
|
|
Changes made to add support of ALC5640 codec
for cardhu and support wm8903 codec also without
need for code recompilation.
Bug 910788
Change-Id: Iace74293a44c38eaae516552f03d8bfa6bfe936f
Signed-off-by: Manoj Gangwal <mgangwal@nvidia.com>
Reviewed-on: http://git-master/r/71455
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Separate source code related to mpe into an own directory.
Bug 871237
Change-Id: I59251752119660bb1e57e1763626fa289a2b9f5b
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-on: http://git-master/r/70531
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Mayuresh Kulkarni <mkulkarni@nvidia.com>
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
|
|
Replace magic numbers with constants throughout the code base.
Change-Id: If6071f3ee95078d7b631a300b241ebf6522ef68a
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-on: http://git-master/r/66795
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Mayuresh Kulkarni <mkulkarni@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
|
|
HOTPLUG_CPU option is enabled for both Tegra20 and Tegra30.
For Tegra20, need to switch governor for both CPUs.
Use TERA_AUTO_HOTPLUG config which is enabled only for Tegra30.
Bug 909096
Change-Id: I683079d834f137bb84ff2d3bdb853dac826038d6
Signed-off-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Reviewed-on: http://git-master/r/72127
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
When nvavp driver is opened hint host1x busy and on release hint idle.
When going to suspend hint idle and on resume hint busy.
Bug 904555
Change-Id: I18218190cfd7c9ee9540813a8dcaead4556583dc
Signed-off-by: Sachin Nikam <snikam@nvidia.com>
Reviewed-on: http://git-master/r/72187
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-by: Mayuresh Kulkarni <mkulkarni@nvidia.com>
Reviewed-by: Mandar Potdar <mpotdar@nvidia.com>
|
|
Remove seperate set gain/framelength/coarsetime calls in set_mode.
Integrate these functions into the write_table with extra override
register table.
Also remove the color specific gain registers in all mode tables
and replace with the global gain register.
This can fix the low brightness issue in still image capture.
bug 909827
Change-Id: I6a117d286f3e7c3d1a2c9cedad4c66011baf511f
Signed-off-by: Charlie Huang <chahuang@nvidia.com>
Reviewed-on: http://git-master/r/71900
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Erik Lilliebjerg <elilliebjerg@nvidia.com>
Reviewed-by: Jon Mayo <jmayo@nvidia.com>
|
|
enclose the init fuction for i2s reg cache with CONFIG_PM
Change-Id: I4828059e397c151a5ad853b6a45a553c480ac197
Signed-off-by: Ken Chang <kenc@nvidia.com>
Reviewed-on: http://git-master/r/71581
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-by: Scott Peterson <speterson@nvidia.com>
|
|
TPS80031_CLOCK32K_G is used by wifi, BT and GPS. Communication module expect
this clock to be always on.
Bug 914485
Change-Id: I73001ec1ca129d86f881467d22ac020fccf4561c
Signed-off-by: Rakesh Goyal <rgoyal@nvidia.com>
Reviewed-on: http://git-master/r/72182
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Latency calculations were using mixed signed/unsigned variables and assignments
resulting in very large values which interfered with entering LP2.
bug 896827
Change-Id: I8c8226433d26efbbc1579372c9a73cbc5897f26c
Signed-off-by: Joseph Lehrer <jlehrer@nvidia.com>
Reviewed-on: http://git-master/r/72151
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Mayuresh Kulkarni <mkulkarni@nvidia.com>
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
|
|
IDT ICS932S401 is not used by Tegra3 reference board.
Signed-off-by: Linqiang Pu <dpu@nvidia.com>
Change-Id: I019bad552880aed79d4aaddecca4ebdf2cbb4696
Reviewed-on: http://git-master/r/72080
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
'en_ddr' should be 'always on' and enabled when boot.
'en_3v3_sys' should be enabled when boot.
Signed-off-by: Haley Teng <hteng@nvidia.com>
Reviewed-on: http://git-master/r/60426
Reviewed-on: http://git-master/r/66590
(cherry picked from commit 28ed5f661ecd55de42688e565c65ff9c0bd3bdda)
Change-Id: I86edb0d3317b02da964fc89b8d593d1d0d3b75b0
Reviewed-on: http://git-master/r/71963
Reviewed-by: Automatic_Commit_Validation_User
Tested-by: Haley Teng <hteng@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
mask the GPIO_SET bit (0x1) before decide set it or not by the input
parameter 'value'
Signed-off-by: Haley Teng <hteng@nvidia.com>
Reviewed-on: http://git-master/r/60425
Reviewed-on: http://git-master/r/66589
(cherry picked from commit d7ac2209e0a3783004fba240eea87a8e569d3745)
Change-Id: I33c69c9aaaf3c9b624fabbcbcab80e75de706d38
Reviewed-on: http://git-master/r/71962
Reviewed-by: Automatic_Commit_Validation_User
Tested-by: Haley Teng <hteng@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Move allocation of RX dma buffer to startup to avoid data corruption.
Bug 902813
Change-Id: I3bf751c01543c9d6eca08b2942b4f62bc9115775
Signed-off-by: Pradeep Goudagunta <pgoudagunta@nvidia.com>
Reviewed-on: http://git-master/r/71937
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
The correct voltage conversion formula for the register programming
is
Code=((Vout-0.6077)/0.01266)+1
Changing existing formula to above equation.
bug 915859
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Change-Id: Id745cc82269282318cc064f25e789837dc0dfa7a
Reviewed-on: http://git-master/r/72017
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
|
|
Setting the SPDIF_OUT pinmux option to valid option.
bug 919759
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Change-Id: I359b947814e008cbaa9c6e22e496839b5f139b13
Reviewed-on: http://git-master/r/72014
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
|
|
Fix dc stream randomly failing to stop.
Add stablization delay during dsi interface reset.
Bug 913019
Change-Id: I1cf3013659de75d15cb1ff41b27c63abd953d614
Signed-off-by: Animesh Kishore <ankishore@nvidia.com>
Reviewed-on: http://git-master/r/71952
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Pavan Kunapuli <pkunapuli@nvidia.com>
Reviewed-by: Krishna Yarlagadda <kyarlagadda@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Fixed i2c_add_slave_adapter routine because id attribute has been
dropped from adapter.
Change-Id: I84a8d3a8fb3a16b772107a5d265cfadfb70dbaec
Signed-off-by: Chaitanya Bandi <bandik@nvidia.com>
Change-Id: I3181507404e929b48ba2f1f7290e423d1a07f559
Reviewed-on: http://git-master/r/70944
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
When fifo is read, it can contain valid data bits and random bits
in rest of the fifo.
Reading only valid bits from fifo and resetting rest to zero
before sending to client.
Change-Id: I961279048aada6087b323ab6730bf72706730917
Signed-off-by: Krishna Yarlagadda <kyarlagadda@nvidia.com>
Reviewed-on: http://git-master/r/70534
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Add Ion device and its resources.
Change-Id: I77718dda4acc62074dc859a95441ef04181ae4a7
Signed-off-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-on: http://git-master/r/71114
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Hiroshi Doyu <hdoyu@nvidia.com>
Tested-by: Hiroshi Doyu <hdoyu@nvidia.com>
|
|
Add tegra specific custom ioctl handling.
Change-Id: If87b47f969fe0b3fdbb3bee965c370f6610fd4be
Signed-off-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-on: http://git-master/r/71113
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Hiroshi Doyu <hdoyu@nvidia.com>
Tested-by: Hiroshi Doyu <hdoyu@nvidia.com>
|
|
Change-Id: Ifb3bc3d7fa54cddda7e3f0acd34dbcc4b1ed39d3
Signed-off-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-on: http://git-master/r/72644
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
|