Age | Commit message (Collapse) | Author |
|
Modified driver files to support unified DirectTouch which
can support Kai and Cardhu together. Vendor-supplied source
code update.
Bug 832605
Signed-off-by: Ali Ekici <aekici@nvidia.com>
Change-Id: If0799147b50e9c2cf102d2216103e30b525026e4
Reviewed-on: http://git-master/r/80128
Reviewed-by: Robert Collins <rcollins@nvidia.com>
Reviewed-by: Dan Willemsen <dwillemsen@nvidia.com>
Tested-by: Robert Collins <rcollins@nvidia.com>
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
(cherry picked from commit 1dfd9d747b8ceb344a435daac60d30f1a6441bcb)
Reviewed-on: http://git-master/r/83568
Tested-by: Gerrit_Virtual_Submit
|
|
Bug 852480
Change-Id: If7d74d81f29d325846f8744c957f007e9c0f153a
Signed-off-by: Erik Lilliebjerg <elilliebjerg@nvidia.com>
Reviewed-on: http://git-master/r/84419
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Change ARCH_NR_GPIO into a Kconfig variable as suggested by Russel King.
This makes ARCH_NR_GPIO single zImage friendly. The default value for
tegra is defined as well.
Upstream v3.3 commit 44986ab056076e9dc9fb9f8b4729afef7fa72616
Change-Id: Ia1ae996fc5209b22eb7ea942d90e86cfae56318e
Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83219
Reviewed-by: Stephen Warren <swarren@nvidia.com>
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
The cpu suspend-resume code now duplicates the non-tegra
part from the native ARM code.
Bug 934368
Change-Id: I100c8de8e107d1baebb6ec30a1f6f77bca8f44aa
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/83098
|
|
Add current values of sync points to sync point read and wait
IOCTL's.
Change-Id: I479a66e283b47867ed13685b75c1858b4fb65c2d
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-on: http://git-master/r/80006
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Tegra sdmmc controllers support fixed sampling
frequency tuning. Also, frequency tuning is used
to find the ideal tap delay value which ensures
reliable high speed data transfers. Added support
for the same. In SDR50 mode, setting controller clk
rate to 208MHz as lower clk rates result in CRC
errors.
Bug 919232
Originally reviewed on: http://git-master/r/72596
Change-Id: I8825b4bdbc8533005bc76c54f5d1660f18304e4d
Signed-off-by: Pavan Kunapuli <pkunapuli@nvidia.com>
Signed-off-by: Shridhar Rasal <srasal@nvidia.com>
Reviewed-on: http://git-master/r/77798
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
To avoid memory corruption when device is operating at full temperature
QUSE_EXTRA should always be set to 0 for frequencies 150MHz and less.
As extra protection change FBIO_CFG5 to remove the region where there
is TriState on the DQS signals thus preventing false DQS pulses (and
false reads).
Bug 851461
Signed-off-by: Prashant Gaikwad <pgaikwad@nvidia.com>
(cherry picked from commit b4eed65c4d0c493384c8cd10d2e455a9ea0d8ea5)
Change-Id: I9aa60fca6fa09e538a1f2643cfe86247945ea000
Reviewed-on: http://git-master/r/84318
Reviewed-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Tested-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Reviewed-by: Edward Ahn <eahn@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Set default CPUFreq governor to userspace and enable performance,
powersave, interactive, ondemand and conservative CPUFreq governors.
Bug 931120
Signed-off-by: Preetham Chandru R <pchandru@nvidia.com>
Change-Id: Iba19f89213d1e662ddb7e54bbb3e69b24c25d467
Reviewed-on: http://git-master/r/84301
Tested-by: Winnie Hsu <whsu@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Tested-by: Gerrit_Virtual_Submit
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
This is a workaround to make sure serialization of flip worker,
for Android specific.
Android doesn't need mutiple workqueues per each window
since it gets composited one from user layer.
If the last windows' argument index is not 0,
provided change will make the last index to 0 with swap operation
so work will be queued into one workqueue all the time.
Bug 929993
Bug 932592
Bug 933831
Bug 935623
Bug 934569
Change-Id: Ic467bb4f593c72ae98ea1fb324cf1a6d343faa62
Signed-off-by: Min-wuk Lee <mlee@nvidia.com>
Reviewed-on: http://git-master/r/82971
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Fix build error without TEGRA_NVMAP
Change-Id: Idbee58471766ab7b6e2a89bc9e994c30b362dd1a
Signed-off-by: Hiroshi DOYU <hdoyu@nvidia.com>
Reviewed-on: http://git-master/r/79897
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
NULL pointer caused kernel crash when tegra_dtv driver was opened. This
patch fixed the bug.
fixed Bug 940932
Change-Id: I09f8caff789ea8e1222f4afd9bf73ef890472583
Signed-off-by: Adam Jiang <chaoj@nvidia.com>
Reviewed-on: http://git-master/r/84284
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
In include/linux/skbuff.h, this is already defined as max(32,
L1_CACHE_BYTES), which is identical to our define of L1_CACHE_BYTES. The
comment also mentions that there are assumptions in the code that
expects it to be at least 32.
Change-Id: If855651acf3e45b34db8d9f2c047c9fe5001b1c5
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/84106
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Add a new 1280x720@120 fps - 4lane mode to
ov14810 sensor.
Bug 935663
Change-Id: I3e8e552071e41bf6932582ae3a0b2467b380eecd
Signed-off-by: Krupal Divvela <kdivvela@nvidia.com>
Reviewed-on: http://git-master/r/84041
Reviewed-by: Amit Arora <amita@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Most of the large read requests passed by upper MTD block
layer are for highmem region which dma_map_single cannot
handle. Those requests were getting serviced by memcpy_fromio,
this was degrading performance. Moreover the memory region
passed to dma_map_single should be on cache line boundaries.
If the requirement is not met then system may crash due
to cache incoherency.
The approach added in this patch is to have a DMA coherent
memory buffer. Read device via DMA to this coherent buffer
and them memcpy it to user space pointer. This not only
fixes some bugs but also enhances the NOR read performance.
bug 928788
bug 898250
Signed-off-by: Manoj Chourasia <mchourasia@nvidia.com>
Reviewed-on: http://git-master/r/76866
(cherry picked from commit 1491c0461a627c3bb63b01e126585eff9922ba1a)
Change-Id: Ic8e24d2cc965f84bb97d2b6b29f27458aba17720
Reviewed-on: http://git-master/r/84026
Tested-by: Manoj Chourasia <mchourasia@nvidia.com>
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
This reverts commit a61ef84d7746134aae316fa76867d69fc0753880.
Bug 939415
Change-Id: I7d7c2a69ac7261a221cf69b8f8981d42f575f789
Signed-off-by: Chandrakanth Gorantla <cgorantla@nvidia.com>
Reviewed-on: http://git-master/r/84025
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
Tegra3 platform may boot with one of the predefined fixed PLLP
(peripheral PLL) output rates: 216MHz, 408MHz, or 204MHz. This
commit implements auto-detection of PLLP rate, and debug uart
configuration during kernel uart initialization.
Bug 928260
Change-Id: I217a87aab8e09dafb8bcbdbd3be1dbf239175b84
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Reviewed-on: http://git-master/r/83758
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
Board specific changes for max17048 fuel-gauge driver
Change-Id: I6d27616d825c30e3acd7f8fa311dd380fed22b56
Signed-off-by: Syed Rafiuddin <srafiuddin@nvidia.com>
Signed-off-by: Chandler Zhang <chazhang@nvidia.com>
Reviewed-on: http://git-master/r/83730
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
Add an option to use external timer as Tegra3 secondary CPU wake
source from lp2 (power gated) state. This is a follow up to commit
51e6be9ce103fbeb2b73fa2a9d2b6528a6941e81 that disabled wake from
external timer, since its interrupt is registered too late - after
secondary CPU is brought on-line, and already had a chance to enter
lp2. With this commit, secondary CPU is not allowed to enter lp2 in
idle until wake timer is registered (clock-gated lp3 state is entered
instead).
External timer wake up mechanism is enabled on Tegra3 only if option
HAVE_ARM_TWD is not selected. Otherwise, continue to use local CPU
timers as lp2 wake sources.
Change-Id: Ic8c33f55e77174717bfa6525041e1263d3232dd5
Signed-off-by: Alex Frid <afrid@nvidia.com>
Reviewed-on: http://git-master/r/83546
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
Bug 920845
Bug 931371
Change-Id: If3faee713a456f3f7e2e30b400d2245b2f79bebd
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Signed-off-by: Hao Tang <htang@nvidia.com>
Signed-off-by: Kerwin Wan <kerwinw@nvidia.com>
Reviewed-on: http://git-master/r/83725
Reviewed-by: Simone Willett <swillett@nvidia.com>
|
|
Bug 920845
Bug 931371
Change-Id: I7c03c7f2f16aee1be636c2f8fd8ad18cf7539eae
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Signed-off-by: Hao Tang <htang@nvidia.com>
Reviewed-on: http://git-master/r/83724
Reviewed-by: Kerwin Wan <kerwinw@nvidia.com>
Reviewed-by: Simone Willett <swillett@nvidia.com>
|
|
Bug 937953
Change-Id: I5466fedf6fdcd1f577753736e9eb9b2dbf5b52c0
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Reviewed-on: http://git-master/r/83386
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Bug 937953
Change-Id: I202677abe4738e84224cbfd53fec5319392a8cc4
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Reviewed-on: http://git-master/r/83370
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
Bug 825602
Change-Id: Id3f4db74f2d0d1aebc8aa1f6e1da865171af9b49
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Reviewed-on: http://git-master/r/82763
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
Register i2s4 device for BT SCO support
on kai.
Bug 936626
Change-Id: I470a9b1e590dcda58913e9853cd985318a9179e9
Signed-off-by: Manoj Gangwal <mgangwal@nvidia.com>
Reviewed-on: http://git-master/r/84489
Reviewed-by: Johnny Qiu <joqiu@nvidia.com>
Tested-by: Johnny Qiu <joqiu@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Bug 937953
Change-Id: I779b73199b271449c4fd28c8b09e7b410b1ba63b
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Reviewed-on: http://git-master/r/83387
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
During resume mmc_power_up is not necessary for eMMC
Bug 932606
Change-Id: I6dd6e7c4f5582ecca8b9c459e3537b05cce69e69
Signed-off-by: naveen kumar arepalli<naveenk@nvidia.com>
Reviewed-on: http://git-master/r/83709
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
|
|
Change-Id: I69a074eef0613cc18b09f43021a887495757b9a5
Signed-off-by: Hao Tang <htang@nvidia.com>
Reviewed-on: http://git-master/r/83658
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Add support for Headphone detect on Kai.
Bug 928046
Change-Id: Ieffb3aed32e57ca3e43f6a1c8d049ac1b433867f
Signed-off-by: Manoj Gangwal <mgangwal@nvidia.com>
Reviewed-on: http://git-master/r/83408
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Bug 937953
Change-Id: Ieb9a941faaad0945948af806e8bc09a1e51f5772
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Reviewed-on: http://git-master/r/83369
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Configure voltage regulator.
Bug 914749
Change-Id: I6cf1924a928839249d4e62029dd14fca84b05792
Signed-off-by: Animesh Kishore <ankishore@nvidia.com>
Reviewed-on: http://git-master/r/83361
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
The value of reset register of ALC5639 is 0x0008
instead of 0x000c.
bug 931371
Change-Id: I5fbf31411ddab2358d61f998f74a7b1f8c151312
Signed-off-by: Kerwin Wan <kerwinw@nvidia.com>
Reviewed-on: http://git-master/r/83318
Reviewed-by: Chandler Zhang <chazhang@nvidia.com>
Tested-by: Chandler Zhang <chazhang@nvidia.com>
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
|
|
- Added suspend/resume support for ALC5640
- Fix for I2S1 interface
Bug 936013
Change-Id: I60b0eb224e9475b722ecb9e2fb8bf0a6dae12767
Signed-off-by: Manoj Gangwal <mgangwal@nvidia.com>
Reviewed-on: http://git-master/r/83058
Reviewed-by: Johnny Qiu <joqiu@nvidia.com>
Tested-by: Johnny Qiu <joqiu@nvidia.com>
Reviewed-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
The device tps65910/tps65911 supports the sleep
functionality in some of gpios. If gpio is configured
in output mode and sleep is enabled then during device
sleep state, the output of gpio becomes LOW regardless
of non-sleep output value.
Such gpio can be used to control regulator switch such
that output of regulator is off in device sleep state.
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Signed-off-by: Grant Likely <grant.likely@secretlab.ca>
Acked-by: Linus Walleij <linus.walleij@linaro.org>
Cherry-picked from mainline commit:
ccd68fff6b86b93a2d69caf4679c0ba4ca6dbc53
Resolve merge conflicts.
Change-Id: Ib424499821fde2ae916ae3792e980eab7dbdae4a
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-on: http://git-master/r/79788
|
|
Do not set EMC rate to minimum when module other than VDE is
enabled. This reverts the max rate set when VDE was enabled
if VDE is still enabled.
Bug 930230
Signed-off-by: Prashant Gaikwad <pgaikwad@nvidia.com>
(cherry picked from commit 692291955e650c87b7cf6ecac03df2ef0445609d)
Change-Id: Ief0e1d6116f064ba09b17ba01c7df0dc7905e0a0
Reviewed-on: http://git-master/r/84057
Reviewed-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Tested-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
If dsi host is unexpectedly busy, soft resetting
will restore controller state.
Bug 930453
Change-Id: I1bbce55d0b27a2be80a66218978e73c616e9d894
Signed-off-by: Animesh Kishore <ankishore@nvidia.com>
Reviewed-on: http://git-master/r/83986
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
set default_enable in tegra_ehci_platform_data for kai since CONFIG_USB_HOTPLUG
has been replaced to tegra_ehci_platform_data
BUG 923705
Change-Id: If51cd8a25658bc86b23d6c6758d3283e5b4bd03a
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Reviewed-on: http://git-master/r/83766
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
Since not all possible PLLP output rates (216MHz, 408MHz or 204MHz)
can provide accurate enough pixel clock rate for kai panel, use
PLLD2 as backup clock source.
Bug 928260
Change-Id: I2f268a1551611a9170e86cbdc44a5302edabc9f0
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Signed-off-by: Hao Tang <htang@nvidia.com>
Reviewed-on: http://git-master/r/83738
Reviewed-by: Liangchuan Mi <lmi@nvidia.com>
Tested-by: Liangchuan Mi <lmi@nvidia.com>
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
|
|
With this feature enabled, VDD_RTC voltage can track to VDD_CORE
while VDD_CORE voltage is higher than the default voltage of VDD_RTC,
which is set to 1.0V here. When VDD_CORE is turned of in LP0, VDD_RTC
keeps its default value 1.0V.
Bug 920845
Change-Id: Ie62859df0d533745ff25cc0d19f8209f86938cec
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Signed-off-by: Hao Tang <htang@nvidia.com>
Reviewed-on: http://git-master/r/83729
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
Bug 920845
Change-Id: Id84218efaeebcc834fdac6e0e5c30adc60a13ebc
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Signed-off-by: Hao Tang <htang@nvidia.com>
Reviewed-on: http://git-master/r/83727
Reviewed-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-by: Liangchuan Mi <lmi@nvidia.com>
Tested-by: Liangchuan Mi <lmi@nvidia.com>
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
|
|
There could be an EDID which does not contain any or valid "detailed
timing description".
bug 929621
bug 929632
Change-Id: Ib2ade57537e0dbb2263e9b7b1b91432a799743a7
Signed-off-by: Haley Teng <hteng@nvidia.com>
Change-Id: I7139db34c3e2102a2bf08f0ef153cd3f71ddc5d1
Reviewed-on: http://git-master/r/83687
Reviewed-by: Jon Mayo <jmayo@nvidia.com>
|
|
Add support for cdc_en regulator on kai.
Bug 928574
Change-Id: I11590cbd5b7fc91238bde3c7dbe72736117d4457
Signed-off-by: Manoj Gangwal <mgangwal@nvidia.com>
Signed-off-by: Hao Tang <htang@nvidia.com>
Reviewed-on: http://git-master/r/83485
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
Changes made to add support of BT Sco for kai.
Bug 936626
Change-Id: If01fe20ed94cc5634b581554b668c744fd822fc3
Signed-off-by: Manoj Gangwal <mgangwal@nvidia.com>
Reviewed-on: http://git-master/r/83072
Reviewed-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Exit max17048 driver when battery is not detected on KAI
platform.
Change-Id: I2d98f0a7635c6adc047c58040170b9e37e95b1ef
Signed-off-by: Syed Rafiuddin <srafiuddin@nvidia.com>
Signed-off-by: Kerwin Wan <kerwinw@nvidia.com>
Reviewed-on: http://git-master/r/80074
Reviewed-by: Liangchuan Mi <lmi@nvidia.com>
Tested-by: Liangchuan Mi <lmi@nvidia.com>
Reviewed-by: Dan Willemsen <dwillemsen@nvidia.com>
|
|
This reverts commit 961c60fe7213d92793d6072abc16f58721a33fed
Change-Id: I8ef0fbaee30e94c78b8df609f729953fee6d1583
Reviewed-on: http://git-master/r/84135
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-by: Mayuresh Kulkarni <mkulkarni@nvidia.com>
Tested-by: Lokesh Pathak <lpathak@nvidia.com>
Reviewed-by: Lokesh Pathak <lpathak@nvidia.com>
|
|
We don't need a static bool here, there's already a function that does
this.
Change-Id: Icacf9dc2fccf2fc780cd7d37121f3eeedbe7fb40
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83623
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
We don't need a static bool here, there's already a function that does
this.
Change-Id: I63e02db770d617c5566af5a3f153b34660b689b0
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83625
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
We don't need a static bool here, there's already a function that does
this.
Change-Id: I7e5f13fc706b44f87ee7032860b31a8d8f622f21
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83624
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Opt into the tps6586x registering the pm_power_off handler instead of
doing it ourselves.
Change-Id: Ia722505aa3ee6eba8dd5ebe7769d784045d76ec4
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83604
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Opt in to the max77663 registering the pm_power_off handler instead of
doing it ourselves.
Change-Id: Ic3efbce21e12337a3f435fbc257950fb977628a0
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83603
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Opt into the tps6586x registering the pm_power_off handler instead of
doing it ourselves.
Change-Id: I7859530c0c88de860c617a1a185f9cf6e8f046c5
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83602
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|