Age | Commit message (Collapse) | Author |
|
Bug 937953
Change-Id: I779b73199b271449c4fd28c8b09e7b410b1ba63b
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Reviewed-on: http://git-master/r/83387
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
During resume mmc_power_up is not necessary for eMMC
Bug 932606
Change-Id: I6dd6e7c4f5582ecca8b9c459e3537b05cce69e69
Signed-off-by: naveen kumar arepalli<naveenk@nvidia.com>
Reviewed-on: http://git-master/r/83709
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
|
|
Change-Id: I69a074eef0613cc18b09f43021a887495757b9a5
Signed-off-by: Hao Tang <htang@nvidia.com>
Reviewed-on: http://git-master/r/83658
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Add support for Headphone detect on Kai.
Bug 928046
Change-Id: Ieffb3aed32e57ca3e43f6a1c8d049ac1b433867f
Signed-off-by: Manoj Gangwal <mgangwal@nvidia.com>
Reviewed-on: http://git-master/r/83408
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Bug 937953
Change-Id: Ieb9a941faaad0945948af806e8bc09a1e51f5772
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Reviewed-on: http://git-master/r/83369
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Configure voltage regulator.
Bug 914749
Change-Id: I6cf1924a928839249d4e62029dd14fca84b05792
Signed-off-by: Animesh Kishore <ankishore@nvidia.com>
Reviewed-on: http://git-master/r/83361
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
The value of reset register of ALC5639 is 0x0008
instead of 0x000c.
bug 931371
Change-Id: I5fbf31411ddab2358d61f998f74a7b1f8c151312
Signed-off-by: Kerwin Wan <kerwinw@nvidia.com>
Reviewed-on: http://git-master/r/83318
Reviewed-by: Chandler Zhang <chazhang@nvidia.com>
Tested-by: Chandler Zhang <chazhang@nvidia.com>
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
|
|
- Added suspend/resume support for ALC5640
- Fix for I2S1 interface
Bug 936013
Change-Id: I60b0eb224e9475b722ecb9e2fb8bf0a6dae12767
Signed-off-by: Manoj Gangwal <mgangwal@nvidia.com>
Reviewed-on: http://git-master/r/83058
Reviewed-by: Johnny Qiu <joqiu@nvidia.com>
Tested-by: Johnny Qiu <joqiu@nvidia.com>
Reviewed-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
The device tps65910/tps65911 supports the sleep
functionality in some of gpios. If gpio is configured
in output mode and sleep is enabled then during device
sleep state, the output of gpio becomes LOW regardless
of non-sleep output value.
Such gpio can be used to control regulator switch such
that output of regulator is off in device sleep state.
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Signed-off-by: Grant Likely <grant.likely@secretlab.ca>
Acked-by: Linus Walleij <linus.walleij@linaro.org>
Cherry-picked from mainline commit:
ccd68fff6b86b93a2d69caf4679c0ba4ca6dbc53
Resolve merge conflicts.
Change-Id: Ib424499821fde2ae916ae3792e980eab7dbdae4a
Signed-off-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-on: http://git-master/r/79788
|
|
Do not set EMC rate to minimum when module other than VDE is
enabled. This reverts the max rate set when VDE was enabled
if VDE is still enabled.
Bug 930230
Signed-off-by: Prashant Gaikwad <pgaikwad@nvidia.com>
(cherry picked from commit 692291955e650c87b7cf6ecac03df2ef0445609d)
Change-Id: Ief0e1d6116f064ba09b17ba01c7df0dc7905e0a0
Reviewed-on: http://git-master/r/84057
Reviewed-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Tested-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
If dsi host is unexpectedly busy, soft resetting
will restore controller state.
Bug 930453
Change-Id: I1bbce55d0b27a2be80a66218978e73c616e9d894
Signed-off-by: Animesh Kishore <ankishore@nvidia.com>
Reviewed-on: http://git-master/r/83986
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
set default_enable in tegra_ehci_platform_data for kai since CONFIG_USB_HOTPLUG
has been replaced to tegra_ehci_platform_data
BUG 923705
Change-Id: If51cd8a25658bc86b23d6c6758d3283e5b4bd03a
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Reviewed-on: http://git-master/r/83766
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
Since not all possible PLLP output rates (216MHz, 408MHz or 204MHz)
can provide accurate enough pixel clock rate for kai panel, use
PLLD2 as backup clock source.
Bug 928260
Change-Id: I2f268a1551611a9170e86cbdc44a5302edabc9f0
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Signed-off-by: Hao Tang <htang@nvidia.com>
Reviewed-on: http://git-master/r/83738
Reviewed-by: Liangchuan Mi <lmi@nvidia.com>
Tested-by: Liangchuan Mi <lmi@nvidia.com>
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
|
|
With this feature enabled, VDD_RTC voltage can track to VDD_CORE
while VDD_CORE voltage is higher than the default voltage of VDD_RTC,
which is set to 1.0V here. When VDD_CORE is turned of in LP0, VDD_RTC
keeps its default value 1.0V.
Bug 920845
Change-Id: Ie62859df0d533745ff25cc0d19f8209f86938cec
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Signed-off-by: Hao Tang <htang@nvidia.com>
Reviewed-on: http://git-master/r/83729
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
Bug 920845
Change-Id: Id84218efaeebcc834fdac6e0e5c30adc60a13ebc
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Signed-off-by: Hao Tang <htang@nvidia.com>
Reviewed-on: http://git-master/r/83727
Reviewed-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-by: Liangchuan Mi <lmi@nvidia.com>
Tested-by: Liangchuan Mi <lmi@nvidia.com>
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
|
|
There could be an EDID which does not contain any or valid "detailed
timing description".
bug 929621
bug 929632
Change-Id: Ib2ade57537e0dbb2263e9b7b1b91432a799743a7
Signed-off-by: Haley Teng <hteng@nvidia.com>
Change-Id: I7139db34c3e2102a2bf08f0ef153cd3f71ddc5d1
Reviewed-on: http://git-master/r/83687
Reviewed-by: Jon Mayo <jmayo@nvidia.com>
|
|
Add support for cdc_en regulator on kai.
Bug 928574
Change-Id: I11590cbd5b7fc91238bde3c7dbe72736117d4457
Signed-off-by: Manoj Gangwal <mgangwal@nvidia.com>
Signed-off-by: Hao Tang <htang@nvidia.com>
Reviewed-on: http://git-master/r/83485
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
Changes made to add support of BT Sco for kai.
Bug 936626
Change-Id: If01fe20ed94cc5634b581554b668c744fd822fc3
Signed-off-by: Manoj Gangwal <mgangwal@nvidia.com>
Reviewed-on: http://git-master/r/83072
Reviewed-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Exit max17048 driver when battery is not detected on KAI
platform.
Change-Id: I2d98f0a7635c6adc047c58040170b9e37e95b1ef
Signed-off-by: Syed Rafiuddin <srafiuddin@nvidia.com>
Signed-off-by: Kerwin Wan <kerwinw@nvidia.com>
Reviewed-on: http://git-master/r/80074
Reviewed-by: Liangchuan Mi <lmi@nvidia.com>
Tested-by: Liangchuan Mi <lmi@nvidia.com>
Reviewed-by: Dan Willemsen <dwillemsen@nvidia.com>
|
|
This reverts commit 961c60fe7213d92793d6072abc16f58721a33fed
Change-Id: I8ef0fbaee30e94c78b8df609f729953fee6d1583
Reviewed-on: http://git-master/r/84135
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-by: Mayuresh Kulkarni <mkulkarni@nvidia.com>
Tested-by: Lokesh Pathak <lpathak@nvidia.com>
Reviewed-by: Lokesh Pathak <lpathak@nvidia.com>
|
|
We don't need a static bool here, there's already a function that does
this.
Change-Id: Icacf9dc2fccf2fc780cd7d37121f3eeedbe7fb40
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83623
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
We don't need a static bool here, there's already a function that does
this.
Change-Id: I63e02db770d617c5566af5a3f153b34660b689b0
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83625
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
We don't need a static bool here, there's already a function that does
this.
Change-Id: I7e5f13fc706b44f87ee7032860b31a8d8f622f21
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83624
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Opt into the tps6586x registering the pm_power_off handler instead of
doing it ourselves.
Change-Id: Ia722505aa3ee6eba8dd5ebe7769d784045d76ec4
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83604
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Opt in to the max77663 registering the pm_power_off handler instead of
doing it ourselves.
Change-Id: Ic3efbce21e12337a3f435fbc257950fb977628a0
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83603
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Opt into the tps6586x registering the pm_power_off handler instead of
doing it ourselves.
Change-Id: I7859530c0c88de860c617a1a185f9cf6e8f046c5
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83602
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Opt into max8907c registering a pm_power_off handler instead of doing it
ourselves.
Change-Id: Ie4eb76e3b7e05d1393815ace18458ce37d8a0c7c
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83601
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Instead of forcing the board files to register this themselves, just add
a bool to the platform data to let the board files opt into this.
Change-Id: I4993275f31b0539c62249830d6a1180fb2719df8
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83600
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Opt into the tps6586x registering the pm_power_off handler instead of
doing it ourselves.
Change-Id: I8363a3b4f5626bb45b2118559c3ab67e247e3172
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83599
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Instead of forcing the board files to register this themselves, just add
a bool to the platform data to let the board files opt into this.
Change-Id: I831c93026f8343d9962e174a3591e6832c5219d8
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83598
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Just set the opt in booleans in the platform data instead of checking
which function to register for pm_power_off.
Change-Id: If336ff69e4b61b4220e6766b2643c5fba74d01cc
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83597
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Instead of forcing the board files to register this themselves, just add
a bool to the platform data to let the board files opt into this.
Change-Id: Id3342142e5e7b49d2e16a83889d0b6a1cace1d95
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83595
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Instead of forcing the board files to register this themselves, just add
a bool to the platform data to let the board files opt into this.
Change-Id: Ide3d6cbc49584c3ed993f30b1396c8ae56d87b3b
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83594
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Opt into the tps80031 registering the pm_power_off handler instead of
doing it ourselves.
Change-Id: I7cf4bb576fa88969332cbe9e32165a4af2fee8f0
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83593
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Instead of forcing the board files to register this themselves, just add
a bool to the platform data to let the board files opt into this.
Change-Id: Ia545f23b95f9727932aaf3f3b64a109dae0f2448
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83592
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
irq_to_gpio is being removed. Replace the only use of that API by
the ARM Tegra sub-architecture.
Upstream v3.2 commit 470080015c1f8bbd15ba1486d5c4bd8a3e7fa79a
Change-Id: I9ba3ed66cc6262f14f1fdcfbb6eee78cfe818f7e
Signed-off-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83537
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Upstream v3.2 commit 438a99c078b1bc3c9aebd92e7928f2477311d3e5
Change-Id: I00f9df65565c3b086438818ea29d2337871655a8
Signed-off-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/83536
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Consolidate the functions used to measure the input frequency
into a single implementation and perform the measurement only
once.
Change-Id: I3d13e608a7256d154373542ca001cbda9c03c21b
Signed-off-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-on: http://git-master/r/83613
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Set camera emc clock to 300Mhz for T20. This change
fixes the display corruption observed after video
recording and adb cable is disconnected.
Bug 930239
Signed-off-by: Shivabassu Boragalli <sboragalli@nvidia.com>
Reviewed-on: http://git-master/r/83031
(cherry picked from commit 425cabdc52868d5dca9fd9cd9a82f18d41f0a957)
Change-Id: I29b0d83f0cb3e69e48d25d896ff3c88c2e3e7673
Reviewed-on: http://git-master/r/83398
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Register emc clock for camera on tegra2.
Bug 930239
Signed-off-by: Shivabassu Boragalli <sboragalli@nvidia.com>
Reviewed-on: http://git-master/r/83043
(cherry picked from commit 06664f4c595b6e91dfa5e5d7ffc3761d328e31c9)
Change-Id: I576e7e874d31dd4bb36752e119531aa107cb5112
Reviewed-on: http://git-master/r/83396
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
The ehci generic port reset fails sometimes for HSIC modem
to connect in stress tests. HSIC bus reset apparently needs
a SW WAR. Using the feature of HS_READY_WAIT_FOR_VALID to disable
HSIC transmit config signal for HS ready wait for valid.
This is AP30 specific workaround.
Bug 898008
Bug 932606
Change-Id: I3d1aafa1bbd046769b0eb62970aa990ae7bad617
Signed-off-by: Vinayak Pane <vpane@nvidia.com>
Reviewed-on: http://git-master/r/83279
Reviewed-by: Rajkumar Jayaraman <rjayaraman@nvidia.com>
Reviewed-by: Steve Lin <stlin@nvidia.com>
|
|
Change-Id: I6e010e39bc11291e6ff812185db0482e793784ea
Reviewed-on: http://git-master/r/83577
Reviewed-by: Hiro Sugawara <hsugawara@nvidia.com>
Tested-by: Hiro Sugawara <hsugawara@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
|
|
Added 900MHz, 850MHz, 450MHz and 425MHz for T33 parts.
Change-Id: I6577b7c1e2242b5c9da2378b074eb40da11fb562
Signed-off-by: Rakesh Iyer <riyer@nvidia.com>
Reviewed-on: http://git-master/r/83308
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Dan Willemsen <dwillemsen@nvidia.com>
|
|
Signed-off-by: Alex Frid <afrid@nvidia.com>
(cherry picked from commit e031d09197f7b4214ad035b1acf7d6c39049021e)
Change-Id: Ie3dc75aa2997c52b7e5aa80c35165c8c4284b8ec
Reviewed-on: http://git-master/r/83288
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
Tested-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
armv7's flush_cache_all() flushes caches via set/way. To
determine the cache attributes (line size, number of sets,
etc.) the assembly first writes the CSSELR register to select a
cache level and then reads the CCSIDR register. The CSSELR register
is banked per-cpu and is used to determine which cache level CCSIDR
reads. If the task is migrated between when the CSSELR is written and
the CCSIDR is read the CCSIDR value may be for an unexpected cache
level (for example L1 instead of L2) and incorrect cache flushing
could occur.
Disable interrupts across the write and read so that the correct
cache attributes are read and used for the cache flushing
routine. We disable interrupts instead of disabling preemption
because the critical section is only 3 instructions and we want
to call v7_dcache_flush_all from __v7_setup which doesn't have a
full kernel stack with a struct thread_info.
This fixes a problem we see in scm_call() when flush_cache_all()
is called from preemptible context and sometimes the L2 cache is
not properly flushed out.
Signed-off-by: Stephen Boyd <(address hidden)>
Acked-by: Catalin Marinas <(address hidden)>
Reviewed-by: Nicolas Pitre <(address hidden)>
Cc: stable@vger.kernel.org
Change-Id: I34a54ac396929d9e4f9abb43fbeaeb71d5514b63
Reviewed-on: http://git-master/r/83094
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Prashant Gaikwad <pgaikwad@nvidia.com>
Tested-by: Prashant Gaikwad <pgaikwad@nvidia.com>
|
|
Bug 913259
Change-Id: Idc26f500390b476942819289949f042bc25ae4a6
Signed-off-by: Peter Zu <pzu@nvidia.com>
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Signed-off-by: Hao Tang <htang@nvidia.com>
Reviewed-on: http://git-master/r/82762
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Bug 894311
Change-Id: I376a03adc2088a9b1b0b19168f72dbcb770e6ad2
Signed-off-by: Antti P Miettinen <amiettinen@nvidia.com>
Reviewed-on: http://git-master/r/83497
Reviewed-by: Juha Tukkinen <jtukkinen@nvidia.com>
|
|
When dc gets many underflows, instances of reset worker can race
to perform reset. dc ext was getting disabled outside critical region
affecting display path. disable dc ext after getting the lock.
Bug 936545
Signed-off-by: Nitin Kumbhar <nkumbhar@nvidia.com>
Reviewed-on: http://git-master/r/83108
(cherry picked from commit f9dcf7eee8ca8db28cee6fa9550044d1f746e843)
Change-Id: Ie29dc66eb52c9be472c2d0db8c0014bfe1837ad4
Reviewed-on: http://git-master/r/83406
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Bug 925547
Change-Id: Id4aaec9a847034ff16022123993433c9ce4754c3
Signed-off-by: Pritesh Raithatha <praithatha@nvidia.com>
Reviewed-on: http://git-master/r/76997
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Bug 825602
Change-Id: I32b09ec561e9be41660a64e6b2dda31b9cf5604d
Signed-off-by: Johnny Qiu <joqiu@nvidia.com>
Reviewed-on: http://git-master/r/83296
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|