Age | Commit message (Collapse) | Author |
|
Add RAW-IP network driver for use with modems such as XMM6260.
Change-Id: Ifc863c50fd918eccec63895c82f10fc32f6b8b6f
Reviewed-on: http://git-master/r/30640
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
Rebase-Id: Rb0e58bf5c545df94d38b6203b1646209128b5477
|
|
Adding PH450 modem to the cdc ether device list. The modem network interface
is assigned as wwan0, which is fully supported by the GB telephony framework.
Bug 800301
Original-Change-Id: I616aa5e39a336a47c5f72baec02be6ff8d958859
Reviewed-on: http://git-master/r/28389
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Change-Id: Ice65d33a5d31b0abea4e0b8c73a02a6cca7f662c
Rebase-Id: Ra2842afd9c2a854a0b74034e6e10cccc1230d851
|
|
- added the tegra dependent layer of the caif protocol.
- integrated with the open source rainbow caif.
- verified the functionality using latest rainbow RIL.
bug 785523
Change-Id: I75be8d2ef6e5562facf902a3f963f34d241bb6c3
Reviewed-on: http://git-master/r/23421
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
Rebase-Id: R967aadae8836248af8c861a0d55c5ecc75198960
|
|
Rebase-Id: R177e2f8e2b79f789558d19e4b17863c9b29fab9e
|
|
|
|
|
|
This reverts commit 09e0e4fb75de1a008f00025a186d756435f9f034.
Rebase-Id: R7f871bc41beda798acea8b9c7c32d50531ad88e0
|
|
Signed-off-by: Dmitry Shmidt <dimitrysh@google.com>
Rebase-Id: R326381df3f4188cc1f700eb210c12b483afe9e77
|
|
Change-Id: I9f10244b0603f7842b8504a16124d40dc4a71ed2
Signed-off-by: Colin Cross <ccross@android.com>
Rebase-Id: Rdc49da8123b4e700f2987a4a5ea19ad2b29ff1d6
|
|
857ac889cce8a486d47874db4d2f9620e7e9e5de (ext4: add interface
to advertise ext4 features in sysfs) added an error check that
exposes a bug in the computation of sbi->s_itb_per_group. If
the number of inodes per group is not a multiple of the number
of inodes per block,
Original-Change-Id: I8c60817dbb6feb43535b567ec7ea5ee0af709c37
Signed-off-by: Colin Cross <ccross@android.com>
(cherry picked from commit 8703a0ccb0135ae0de0d7011f29eeb6dc1caa486)
Rebase-Id: R7fc03850010d565447bb8702710040f112705738
|
|
Original-Change-Id: I7be84ad877d1865c639ee5856f546276c8fdac73
Signed-off-by: Colin Cross <ccross@android.com>
(cherry picked from commit e8945b26135c260f91c12a85cc911a165ab07504)
Rebase-Id: R3051e65e6a756bdad25ade5f865b383d9a2164e3
|
|
Enable dynamic high level clock gating for Cortex-A9 CPUs, as
described in 2.3.3 "Dynamic high level clock gating" of the
Cortex-A9 TRM. This may cut the clock of the integer core,
system control block, and Data Engine in certain conditions.
Add ARM errata 720791 to avoid corrupting the Jazelle
instruction stream on earlier Cortex-A9 revisions.
Original-Change-Id: I48e51d907e593f26982ea91b0a811553f68e3c86
Signed-off-by: Todd Poynor <toddpoynor@google.com>
Rebase-Id: R7ae4d4825e9171bca2471fe776ecf363e75b9ca6
|
|
This reverts commit 5dba29d1f761502e75320770fc4c6cf9c8e00998.
Rebase-Id: Rb6889e4755716f5baa5c7f272ae7d8c8b6d97ba5
|
|
This reverts commit 5bf3a3e0d18712006090000256086c4a1672cca7.
Conflicts:
drivers/tty/serial/tegra_hsuart.c
Rebase-Id: R53d1706a5d5cdd2f06756158e6a4fb0e93f840e9
|
|
Fixed index calculation when parsing E-EDID block SVD entry
in fb_edid_add_monspecs().
Change-Id: I0273e2f29e86687607923d07faf99a30696f5ead
Signed-off-by: Eric Laurent <elaurent@google.com>
|
|
Looks for ieee registration number 0x000c03 as per HDMI spec.
CEA-861-E section D.6.8.
Change-Id: I6875b24c66e8754510edabcb4f9ba682a50d6ac1
Signed-off-by: Erik Gilling <konkers@android.com>
Signed-off-by: Lajos Molnar <molnar@ti.com>
|
|
CEA defines multiple timings with dual timing ratios that cannot
be distinguished from timings parameters. Added 2 new fb flags
to specify 4:3 or 16:9 display ratios.
Also added a flag that denotes CEA formats that require repeating
pixels.
Change-Id: I75d413babdcb4048a0ccce6548ed386ad0e52318
Signed-off-by: Lajos Molnar <molnar@ti.com>
|
|
These mode are directly from the CEA-861-E spec.
Change-Id: Ic29390fb8dfc4605da1f95aaee0e2e775dfc0a4a
Signed-off-by: Erik Gilling <konkers@android.com>
|
|
This reverts commit c326f06779fb6bdd7f92c3ede8d1bebbe2fafbfa.
|
|
To allow the spinlock lockup detection to actually trigger after
60 seconds, the tegra_wdt heartbeat needs to be longer than that.
Bumping it to 120sec, as at the 50% marker the watchdog takes an
interrupt.
Change-Id: I099fd7720d65c0e2050fa91161e30485fe84a1ed
Signed-off-by: JP Abgrall <jpa@google.com>
|
|
When exiting lp2, each cpu boots through cpu_resume, which
modifies the last used page table to add a 1-1 mapping in
order to turn on the mmu. The first cpu to boot triggers
booting the second cpu, and if allowed to continue immediately
may start executing a userspace task that is using the same
page tables as the second cpu is modifying during its boot
process. Hold each cpu in a loop until all cpus have
finished booting to ensure page tables are back to their
original state. Each cpu triggers a global tlb flush
after it restores the page table, so all cpus will see the
original values before they exit idle.
Change-Id: Iad91ae57e2abbbec3d6d491460c3e19411b519c0
Signed-off-by: Colin Cross <ccross@android.com>
|
|
tegra_sleep_wfi disables coherency to prepare for possibly
resetting the cpu. If an interrupt is received, it exits
wfi and re-enables coherency, but it was not flushing the
tlbs or the branch predictor array, which could have been
updated by broadcast tlb operations that were ignored.
Flush the tlbs and branch predictor array when exiting.
Change-Id: If2c6ca3f923baf2f883f461a2a90f08833c7e191
Signed-off-by: Colin Cross <ccross@android.com>
|
|
Even if the card/emmc chip claims to support the Erase command,
the command won't work unless the controller is also configured
to support it.
Change-Id: Ic45fcd88dd3b3381677d907d31fa3a56bb697107
Signed-off-by: Ken Sumrall <ksumrall@android.com>
|
|
Submitted on behalf of Jay Cheng <jacheng@nvidia.com>
Modified to use syscore_ops
Change-Id: Ic8a3a9559634eb3f1f0e4b40a2d8502d20d606d6
Signed-off-by: Benoit Goby <benoit@android.com>
|
|
Enabling AHB prefetch on USB1, USB2, USB3 controllers,
to improve the USB transfer throughput.
originally work from Rakesh Bodla <rbodla@nvidia.com>
Change-Id: I3c45bb8e97ceffbf43229b9c3d9581a565b61187
Signed-off-by: James Wylder <james.wylder@motorola.com>
|
|
The prefetcher fetches a total of 128 bytes, and then responding to
sequential reads with this prefetched data. To avoid coherency issues,
it discards the prefetched data if a non sequential read occurs.
Allocate dtd with 128 bytes boundary to make 2 consecutive dtd 128 bytes
apart.
Submitted on behalf of Jay Cheng <jacheng@nvidia.com>
Change-Id: I2adc02c2ac7901d0617b487cb498a34ec7a63e18
Signed-off-by: James Wylder <james.wylder@motorola.com>
|
|
Submission from Jay Cheng <jacheng@nvidia.com>.
Change-Id: Ic92befe618adc7bdd12c35374fb3f855d7f6a515
Signed-off-by: Mike Corrigan <michael.corrigan@motorola.com>
|
|
Need maximum memory bandwidth to support bi-directional
transfers on multiple endpoints.
Change-Id: Idfd74c62ea0438fca7b93e82a6032a28feeab830
Signed-off-by: James Wylder <james.wylder@motorola.com>
|
|
Optimization that primarily addresses when cpu frequency
is low but a high memory bandwidth is needed.
Change-Id: I4f800c2368191c744aefd9f83eb96e4c108dbcc3
Signed-off-by: James Wylder <james.wylder@motorola.com>
|
|
Submitted on behalf of Jay Cheng <jacheng@nvidia.com>
Change-Id: I8552e995ee5c124023dd7f5385e8ecca7a50eee8
Signed-off-by: James Wylder <james.wylder@motorola.com>
|
|
Change-Id: Ib64190b01fc26bfb7fb8b9059afcc172d91e8da5
Signed-off-by: Sergey Kudakov <sergey.kudakov@motorola.com>
|
|
Need cache maintenance on rw_handle to remove
display garbage issue which happens randomly.
Change-Id: I73606ae6551c0e75058e055f4a19e5f074a47004
Signed-off-by: Greg Roth <groth@nvidia.com>
|
|
Commit 190f7b3ed5a597d2232e9047b50ac2d7613c3272 was an incorrect
merge, revert it.
Change-Id: I1c7e09fdbaad6637326facbc0ee06117bfb15e48
|
|
Change-Id: I82497fc756552740836eaa2f608fecaea409cfeb
Signed-off-by: Michael I. Gold <gold@nvidia.com>
|
|
Change-Id: Ied3851e0cb801f607499493f1e552f42daa97e6b
Signed-off-by: Ari Hirvonen <ahirvonen@nvidia.com>
|
|
Multiple GetPortStatus requests can be made while the
USB bus is resuming. All requests must be handled
properly to prevent incorrect disconnect detection
during Resume and improper indentification of
Resume signaling as a remote wakeup event.
Change-Id: Ib07f83a2bab5699b2d95533d26d0a6bf541c697d
Signed-off-by: Nathan Connell <w14185@motorola.com>
|
|
With the previous change in memory frequency (200 MHz
to 150 MHz) requests of 200 MHz will round up to full
speed. This negatively impacts current drain.
Change-Id: Ib67d8eaff57836a2f1756d84cce6533539911178
Signed-off-by: James Wylder <james.wylder@motorola.com>
|
|
With the previous change in memory frequency (200 MHz
to 150 MHz) requests of 200 MHz will round up to full
speed. This negatively impacts current drain.
Change-Id: Iefdb3a50aff338b44daa8311218400e4b4586152
Signed-off-by: James Wylder <james.wylder@motorola.com>
|
|
Removes changes to DC reset flow.
Change-Id: I491b6771c205bec7e19d4c661bb6d376ea8e25e4
Signed-off-by: Andrei Warkentin <andreiw@motorola.com>
|
|
Change-Id: Ic69e022649bae71dd6d9a034c4da97e4197e5dc2
Signed-off-by: Colin Cross <ccross@android.com>
|
|
Change-Id: I8ee2cde45d424e74465f62d1c2185291c30ac982
Signed-off-by: Colin Cross <ccross@google.com>
|
|
Change-Id: Id49b641dfded1300fa37fb57648f4706fca19270
Signed-off-by: Colin Cross <ccross@android.com>
|
|
Change-Id: Iaf07fe2412a012c3b02850fecc6f1dba90bd8ff1
Signed-off-by: Colin Cross <ccross@android.com>
|
|
Change-Id: I20a86be55a20d8658e5d5dc92ae6c733dacce3bb
Signed-off-by: Colin Cross <ccross@android.com>
|
|
Add a set_clock op to sdhci-tegra to allow the clock to be
disabled. Also add suspend and resume ops to disable
the clock before suspend, and enable it during resume.
Change-Id: I239cb769b54c83a1bd4a80b73e1c4845ce2d165d
Signed-off-by: Colin Cross <ccross@android.com>
|
|
Change-Id: I062fbe91d8af14366a92af1a27e9dab49869905c
Signed-off-by: Colin Cross <ccross@android.com>
|
|
Correct phy start-up sequence.
Put the phy in low power mode.
Tristate ulpi interface when USB controller is resuming
Change-Id: I1b326c16b56b9fd2d424afb8cf0888da6c9e245e
Signed-off-by: James Wylder <james.wylder@motorola.com>
|
|
Fixed a possible null pointer exception when an endpoint gets
disabled while a request is being enqueued in parallel.
Unmap the request buffer if we fail to enqueue the request.
Change-Id: If94cc278c2e6ab58adcf170511e676348365f3f9
Signed-off-by: Benoit Goby <benoit@android.com>
|
|
On suspend, dr_controller_stop disable interrupts and on resume, interrupts
are disabled until dr_controller_run is called, so it is safe to call
fsl_udc_clk_suspend/resume with interrupts and the spinlock unlocked.
Change-Id: I33618295ea096a4bfd796d1a07dfc9722e7786b0
Signed-off-by: Benoit Goby <benoit@android.com>
|
|
If we use an OTG driver, the driver will detect VBUS changes and notify
the gadget driver through vbus_session. Enable/disable the gadget driver
in vbus session so that there is no need to check the OTG state on every
interrupt.
Change-Id: I617ad5742be2632b2257b71314db8f330be463d5
Signed-off-by: Benoit Goby <benoit@android.com>
|