Age | Commit message (Collapse) | Author |
|
1. Fix the command for early-suspend/late-resume
2. Disable dsi syncpt, since it is not working reliably
Change-Id: I1a1ffc6302b3436c2e3ada328fd3dfd53489d95e
Reviewed-on: http://git-master/r/44192
Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com>
Tested-by: Chih-Lung Huang <lhuang@nvidia.com>
Reviewed-by: Ryan Wong <ryanw@nvidia.com>
|
|
disable governer switching to avoid kernel panic.
Change-Id: I9fc8c9d55f048733d5a502d4c56a3eb0fd786202
Reviewed-on: http://git-master/r/44191
Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com>
Tested-by: Chih-Lung Huang <lhuang@nvidia.com>
Reviewed-by: Ryan Wong <ryanw@nvidia.com>
|
|
Change-Id: I4fa224c2ece54aa2f1ccb08d7a6a8b0b86ce2b63
Reviewed-on: http://git-master/r/44037
Reviewed-by: Thomas Cherry <tcherry@nvidia.com>
Tested-by: Thomas Cherry <tcherry@nvidia.com>
Reviewed-by: Karthik Ramakrishnan <karthikr@nvidia.com>
Reviewed-by: Ryan Wong <ryanw@nvidia.com>
|
|
Revert a change that accidentally disabled power gating of MPE.
(cherry-pick from http://git-master/r/#change,43047)
Bug 854015,854706
Change-Id: Ia56cd22ec44cb4d9fce7ae092485d949b2dc71b5
Reviewed-on: http://git-master/r/43858
Reviewed-by: Zhijun He <zhhe@nvidia.com>
Tested-by: Zhijun He <zhhe@nvidia.com>
Reviewed-by: Ryan Wong <ryanw@nvidia.com>
|
|
MPU sensors were disabled for boards other than cardhu e1291.
This was because of a bug in the sensor device code, which
is fixed in change Ib86327c4. The commit re-enables MPU sensors for
other boards.
Bug 845739
Bug 828100
Change-Id: I2062598715f820470b05d66ffb2ed4a4a1650eeb
Reviewed-on: http://git-master/r/43843
Reviewed-by: Raymond Poudrier <rapoudrier@nvidia.com>
Reviewed-by: Ryan Wong <ryanw@nvidia.com>
Tested-by: Ryan Wong <ryanw@nvidia.com>
|
|
Bug 853132
Change-Id: I9b872ca3b741be68cc657b1e44bd026e7266a45d
Reviewed-on: http://git-master/r/43798
Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com>
Tested-by: Chih-Lung Huang <lhuang@nvidia.com>
Reviewed-by: Ryan Wong <ryanw@nvidia.com>
|
|
Set unused pins to tristate, pull_down, output and gpio mode
to minimize power consumption.
Special case for bootstrap pins, of which pull_up/ pull_down
is set to to normal as they are tugged to ground to the enterpise board.
BUG 836834
Change-Id: I2049bd59eae544dbf712280897c1e265dcb0bacd
Reviewed-on: http://git-master/r/43813
Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com>
Tested-by: Chih-Lung Huang <lhuang@nvidia.com>
Reviewed-by: Ryan Wong <ryanw@nvidia.com>
|
|
This reverts commit 8b4f1ecadcea91030dfc8522e66aaa339cf95adc.
Change-Id: I5bca62b66721dbf8079d49c71d7fbcc39f4eb75e
Reviewed-on: http://git-master/r/43810
Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com>
Tested-by: Chih-Lung Huang <lhuang@nvidia.com>
Reviewed-by: Ryan Wong <ryanw@nvidia.com>
|
|
Send command to panel to enable TE signal.
Disable/enable TE signal from panel in suspend/resume.
Bug 851754
Change-Id: I63f66d2d16ec43e57c3d2e40abf05acba133fbf0
Reviewed-on: http://git-master/r/43809
Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com>
Tested-by: Chih-Lung Huang <lhuang@nvidia.com>
Reviewed-by: Ryan Wong <ryanw@nvidia.com>
|
|
Add support for DSI one-shot mode in dsi driver.
Change-Id: Ie6762e1a0ea7c32e9a4c3a4642205da639386402
Reviewed-on: http://git-master/r/43808
Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com>
Tested-by: Chih-Lung Huang <lhuang@nvidia.com>
Reviewed-by: Ryan Wong <ryanw@nvidia.com>
|
|
Bug 853132
Change-Id: I4a15b6ef75c8ebaf176b5ef791988931998543e2
Reviewed-on: http://git-master/r/43801
Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com>
Tested-by: Chih-Lung Huang <lhuang@nvidia.com>
Reviewed-by: Ryan Wong <ryanw@nvidia.com>
|
|
- Disable phy clock at early suspend.
- Set DSI to LP mode at early suspend
Bug 847254
Bug 848069
Change-Id: Ia3199b1848075e7adfc3b8c686d93d4d5655aca5
Reviewed-on: http://git-master/r/43800
Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com>
Tested-by: Chih-Lung Huang <lhuang@nvidia.com>
Reviewed-by: Ryan Wong <ryanw@nvidia.com>
|
|
Bug 853132
Change-Id: Ic059afd01a2d0bb664e53b3ed7a939acc7f1bf0c
Reviewed-on: http://git-master/r/43799
Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com>
Tested-by: Chih-Lung Huang <lhuang@nvidia.com>
Reviewed-by: Ryan Wong <ryanw@nvidia.com>
|
|
Removed unused legacy code related to "tegra_ehci_recover_rx_error"
Correting the sequencing of hsic resume steps.
BUG 793840
Change-Id: Ibcbd08bcbd53ce07d4340275932da9989ceedb4f
Reviewed-on: http://git-master/r/43748
Reviewed-by: Thomas Cherry <tcherry@nvidia.com>
Tested-by: Thomas Cherry <tcherry@nvidia.com>
Reviewed-by: Ryan Wong <ryanw@nvidia.com>
|
|
Added EDP support for Enterprise board via ext temp sensor nct1008
Bug 824621
Change-Id: Ia3158e9300ac9cd528f25bcfc2dafd15ee90b6da
Reviewed-on: http://git-master/r/43749
Tested-by: Thomas Cherry <tcherry@nvidia.com>
Reviewed-by: Ryan Wong <ryanw@nvidia.com>
|
|
After 3D power gating was enabled, the system has exhibited hanging sync
points. This patch disables 3D power gating for all systems.
Bug 855392,855889
Change-Id: I35c933e31223aacbc2a088793e5c799f2f1ff0ec
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-on: http://git-master/r/43427
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Reviewed-by: Andrew Howe <ahowe@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
|
|
The pin PEX_L1_PRSNT_N is configured in wrong option and so
generating the warning.
Configuring this in correct option.
bug 855392
Change-Id: Ia9131d8e2d68eef1dfe02ff663ec9e1a23e180c8
Reviewed-on: http://git-master/r/43228
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Corrected measured backlight linearization table.
Bug 827366
Bug 852481
Change-Id: I09a2952f684c4637d0da500c93bd3f1b5ca05daa
Reviewed-on: http://git-master/r/42692
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Avoid reseting eld_retrieved flag during tegra_dc_hdmi_disable(). It
will ensure if tegra_dc_hdmi_disable() is called due to resolution
change, cached eld data is used. It will be reset to zero if during
hotplug HDMI driver fails to get valid eld data.
Bug 854284
Change-Id: I08c8f48eded0c6a469faf63d601f28627a71602f
Reviewed-on: http://git-master/r/42599
Tested-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-by: Scott Peterson <speterson@nvidia.com>
|
|
wait_event_interruptible_timeout checks the condition before
it enters a sleep. Adding a real condition to the function
avoids an un-wanted aditional sleep.
Bug 833476
Change-Id: I03072d1c3b6efb48e20ed42b55ee2d844a29fbbc
Reviewed-on: http://git-master/r/43225
Reviewed-on: http://git-master/r/43426
Reviewed-by: Donghan Ryu <dryu@nvidia.com>
Tested-by: Donghan Ryu <dryu@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Defined public fuse API to extract tegra3 tsensor configuration
parameters.
bug 851791
Change-Id: Ia14e2d515ee1d695556492464e8ceaf4b0d13477
Reviewed-on: http://git-master/r/42367
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Tested-by: Bitan Biswas <bbiswas@nvidia.com>
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
|
|
tsensor driver changed as follows:
1. conversion of temperature reading into tsensor counter was not
working earlier. Fixed this.
2. supported tsensor0 usage for upcoming fuse revision 21
3. tsensor specific fuse data extracted using public fuse APIs
bug 851791
bug 855165
Change-Id: I53247f3e029396d5fde479ea168eb279fcae6135
Reviewed-on: http://git-master/r/41037
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Tested-by: Bitan Biswas <bbiswas@nvidia.com>
Reviewed-by: Diwakar Tundlam <dtundlam@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Fix for bug in relocation offset calculation,
causing wrong surface offset to be sent to AVP.
Change-Id: I6fea7c27a339238d6514276e3316f38ecf8d7742
Reviewed-on: http://git-master/r/42495
Tested-by: Gajanan Bhat <gbhat@nvidia.com>
Reviewed-by: Isaac Richards <irichards@nvidia.com>
Reviewed-by: Kaz Fukuoka <kfukuoka@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Soumen Kumar Dey <sdey@nvidia.com>
Tested-by: Soumen Kumar Dey <sdey@nvidia.com>
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
|
|
Change-Id: I5f1f13089cc8eaaee9f33b5ef811f4e8036225b0
Reviewed-on: http://git-master/r/43085
Reviewed-by: Kevin Huang <kevinh@nvidia.com>
Tested-by: Kevin Huang <kevinh@nvidia.com>
Reviewed-by: Jonathan Mayo <jmayo@nvidia.com>
|
|
Clearing the external control configuartion in shutdown on the
regulator.
bug 839572
Change-Id: I2362c6decb7209aa5f5667de48315ef0bc8926a2
Reviewed-on: http://git-master/r/43048
Tested-by: Vivek Kumar <vivekk@nvidia.com>
Reviewed-by: Kaushik Sen <ksen@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
|
|
Modified dynamic IO pad configuration control to support SoC package
dependencies: set into "no-io-power state" IO pads that are not bonded
out on the particular package. Updated IO power detect table to account
for differences in Tegra2 and Tegra3 architecture.
Bug 853132
Change-Id: I5f0aedfa784173cc37251ccf4e1dfb4d919db96e
Reviewed-on: http://git-master/r/42785
Tested-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Karan Jhavar <kjhavar@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Diwakar Tundlam <dtundlam@nvidia.com>
Tested-by: Diwakar Tundlam <dtundlam@nvidia.com>
Reviewed-by: Jonathan Mayo <jmayo@nvidia.com>
|
|
Added suspend for tegra_wired_jack.
Disable tegra_wired_jack GPIO interrupts while going into suspend
and enable in resume.
Bug 827709
Change-Id: I1f5fd0e0adb437de883a5f897acd22c514e172cb
Reviewed-on: http://git-master/r/40363
Reviewed-on: http://git-master/r/42534
Tested-by: Shridhar Rasal <srasal@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
- Enable PM in the MODS LDK kernel to resolve a build break caused by dependencies
Change-Id: I28a2caad9976860a4a174f650f08e0f8361f73a4
Reviewed-on: http://git-master/r/41925
Tested-by: Krishna Monian <kmonian@nvidia.com>
Reviewed-by: Vivek Aseeja <vaseeja@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
|
|
Change-Id: Ie6938bfdab2a232c7a79a61faaaaa94718bbbd08
Reviewed-on: http://git-master/r/43139
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Removed all gpio references to the pwm pin for the backlight.
Setting these makes the backlight unchangeable.
Change-Id: I9f7d7d909008f083481ec323e6f556c884c1174d
Reviewed-on: http://git-master/r/42514
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Use pmc registers to shutdown/start pll_m
Set the pllm enable bit in
APBDEV_PMC_PLLP_WB0_OVERRIDE_0 register before entering
LP0
BUG 852523
Change-Id: I8aec1af5ef6ab1cd5c9838232497a54bbc9fa682
Reviewed-on: http://git-master/r/41266
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
bug 837571
(cherry picked from commit bf2187ca9ebd53a4fdc33135cf2e491361c51f15)
Change-Id: Ie961c871f25706deb415dd7820aa1cb0bec79c4b
Reviewed-on: http://git-master/r/40379
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Tegra3 also supports LPDDR2 which has no tiled memory inefficiency as in DDR3.
This patch adds one memory controller API to retrive tiled memory efficiency.
BUG 847731
Change-Id: I407914c6035389b696040947e7aebc6ecdb92bb1
Reviewed-on: http://git-master/r/40074
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Bug ID: 844882
- Set throttling temperature in ext temp sensor nct1008 for cardhu to 75C
- Fix bug in nct1008 temp sensor driver in disable throttling logic
Change-Id: I2ed8aab63186f16c554ca459e71f3437119bd4e6
Reviewed-on: http://git-master/r/42707
Reviewed-by: Diwakar Tundlam <dtundlam@nvidia.com>
Tested-by: Diwakar Tundlam <dtundlam@nvidia.com>
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
|
|
- Balance the clock disable/enable in DSI module to fix the issue that
DC can't be disabled in suspend.
Bug 847254
Change-Id: I1beaab6d0ba96e9b886526c1f07107b8d27bcf94
Reviewed-on: http://git-master/r/41180
Reviewed-by: Kevin Huang <kevinh@nvidia.com>
Tested-by: Kevin Huang <kevinh@nvidia.com>
Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com>
Tested-by: Chih-Lung Huang <lhuang@nvidia.com>
Reviewed-by: Jonathan Mayo <jmayo@nvidia.com>
|
|
BUG 847275
Change-Id: I5db800c2fc37486e04cf1d60e82f03154b4ce221
Reviewed-on: http://git-master/r/40875
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Prevents touchscreen hangs during initial TS boot, and TS resume.
BUG 847725
BUG 845156
BUG 846711
Change-Id: Ia853574e4b2422eb9368fe37eaf7457bd4022df8
Reviewed-on: http://git-master/r/40261
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Removed the setting of the DAP2 pingroup to maximum
driver strength. This was a WAR for audio noise issues
on Verbier and should not be set on Enterprise.
Bug 853161
Change-Id: Ia9bc4021ee1713f0be14e77c984d2266efb06b12
Reviewed-on: http://git-master/r/43084
Tested-by: Scott Peterson <speterson@nvidia.com>
Reviewed-by: Chandrakanth Gorantla <cgorantla@nvidia.com>
Reviewed-by: Ravindra Lokhande <rlokhande@nvidia.com>
Reviewed-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-by: Scott Peterson <speterson@nvidia.com>
|
|
Overlay was requesting emc 400MHz always during video playback.
Playback happens in overlay which was calculated incorrectly.
Reducing it to match accurate requirement.
Calculate overlay EMC bandwidth requirement same as DC.
Change-Id: I5816d9ca1b42cd04048ca16b3e23e6d6ea312137
Reviewed-on: http://git-master/r/42507
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
This option adds support for ASIX AX88xxx Based USB 2.0
Ethernet Adapters and it works with TrendNet TU2-ET100 devices.
Bug 834417
Similar change was done by http://git-master/r/35699
Change-Id: I34ee50e7e872924345ef50e1575eb7cc5f95b5de
Reviewed-on: http://git-master/r/42320
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
If tagra_dap_port_info_table.dac_port is tegra_das_port_none,
das_set_pin_state() should not control tri-state for the DAP
pingroup.
Bug 824362
Reviewed-on: http://git-master/r/41489
(cherry picked from commit Id48945c21c0e383f5b43cc62ccc610af3a0fd2ee)
Change-Id: Ice963957753a2ee6e8be5db2c4d02b2f2e48c694
Reviewed-on: http://git-master/r/42293
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Added required Cardu specific changes for hsic baseband
xmm modem power management.
BUG 828389
Change-Id: I119f541544cd34e1584608826714d2bfd9cbfe34
Reviewed-on: http://git-master/r/40789
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Set gr2d and related clocks (epp, emc) to minimum.
Set Timeout for 2D only to 0.
bug: 845598
bug: 843716
Change-Id: I1367274469ef290a08c3fb1f348664b3a38fecd7
Reviewed-on: http://git-master/r/39992
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
if headset is connected during bootup then it was not detected,
need to call handler function first time inorder to get status of
jack detection during bootup.
Change-Id: I39537ac071413717c34e0b13c8527a040c82521e
Reviewed-on: http://git-master/r/43063
Tested-by: Ravindra Lokhande <rlokhande@nvidia.com>
Reviewed-by: Scott Peterson <speterson@nvidia.com>
Tested-by: Gerrit_Virtual_Submit
|
|
below variables should be defined according to power sequence
specifications of panels.
- timing between panel power on to lvds singal enable
- timing between lvds signal enable to backlight enable
bug 818959
(cherry picked from commit 38c3b4bc7fcda70df84bd4a10112cc1468f0a856)
(reviewed on http://git-master/r/41669)
Change-Id: I4844baf2cb680e3e898bcf0907be57f29e0c71da
Reviewed-on: http://git-master/r/42967
Tested-by: Ken Chang <kenc@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Reviewed-by: ChihJen Hsu <chhsu@nvidia.com>
|
|
Bug 836963
Reviewed-on: http://git-master/r/#change,42318
(cherry picked from commit 942ef7c8b435af61f35eb18da89ec1d895a50902)
Change-Id: Ia4944e2705f1a6867975835aad0adc29429fc5dc
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/42823
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
the gpio used for vdd_fuse is powered on
by the i2c expander (GPIO_P02) present on
the pmu board.
Bug 836963
Reviewed-on: http://git-master/r/#change,41738
(cherry picked from commit f0a8261c68a5a7512c940b4098341b98d239580e)
Change-Id: Iea34da2f4d86a55a5fcd8748a8512bee3f3480f6
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/42822
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
platforms need to implement their fuse power on
functions if they do not use regulators to power
on the fuse block
Bug 836963
Reviewed-on: http://git-master/r/#change,41737
(cherry picked from commit 02747e1ddd8391dbb73ee04493417846508ebfbc)
Change-Id: I1f462c1e92574e8f64ce2158a4fee8be7f5441ce
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/42821
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Configuring the drive strengths for SDMMC1, SDMMC3
and SDMMC4.
Bug 799568
Bug 826694
Change-Id: Ib18c002993eddaf622f48faa0b4e4c9deb0f8e3c
Reviewed-on: http://git-master/r/42608
Reviewed-by: Pavan Kunapuli <pkunapuli@nvidia.com>
Tested-by: Pavan Kunapuli <pkunapuli@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
|
Added 4K page support.
Added 16-bit support
Added sys interfaces for various operations.
Added support for un-aligned page read.
Added setting timing values based on vendor-id/device-id.
Moved support for setting clock to platform from the driver.
Fixed OOB-Read/Write issues.
Change-Id: Idf920c1cb0352dcda0282fa399d6c1f57a20736c
Reviewed-on: http://git-master/r/42347
Tested-by: Bhavesh Parekh <bparekh@nvidia.com>
Reviewed-by: Sandeep Trasi <strasi@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
|