Age | Commit message (Collapse) | Author |
|
See bug 773201.
Previous implementation defined all possible pins as KBC pins, which
caused some conflicts. New implementation uses only Row0/1/2 and Col0/1
as KBC.
Change-Id: I0d599c3fe9c076ea930ee8e9ae682be865b54361
Reviewed-on: http://git-master/r/14217
Tested-by: Victor Ryabukhin <vryabukhin@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
Tested-by: Sachin Nikam <snikam@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Change-Id: Ib5d18a82fe3a93e5b5aacb0691a1671f2b1354e9
|
|
the bootloader may keep the offset and config registers in a bad
state before the driver gets loaded. set offset and config registers
forceibly, depending on the platform data to avoid any temperature
measurement surprises later.
Bug 769337
Change-Id: Ia13d547c1dcade9eb95df28015fa04ce40b338b3
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/14226
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
set offset to 0 and thermal threshold for the platform to 120C.
Fixes bug 769337
Change-Id: I2cec6b486aaa5fd4c9fee95761e336ddbbb7c793
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/14225
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Bug 769337
Change-Id: I61b958bbb33e548aa975844bf67e9e18ed640668
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/14224
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Change-Id: I9a9f2a42bb4b50624006160eeb75d9864351d208
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/14219
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
the gpios external to the chip are getting used in different
files and are not located in a cental location. there is a chance
people would step onto each other's gpios.
Change-Id: I1ddf5b880c34105e4e11604c186be41e3cd9e5bc
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/14218
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
The SDHCI_QUIRK_NO_SDIO_IRQ causes long delay in the device resume
sequence. This makes touch unresponsive for a long time and
results in mmc interrupt timeout errors.
fix for bug 764715 and
partial fix for bug 767438
Change-Id: I800245876a25bc6c4bbb527de349928f672a5ffd
Reviewed-on: http://git-master/r/14192
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
The SDHCI_QUIRK_ENABLE_INTERRUPT_AT_BLOCK_GAP was incorrectly defined as
1<<31, causing undesired quirks to be set. The bit should instead be
defined as 1LL<<31 to prevent sign bit overflow.
fix for bug 767438
Change-Id: If7ce6df31c7b249b005290cb2ad4c4a723347880
Reviewed-on: http://git-master/r/14191
Reviewed-by: Deepesh Subhash Gujarathi (Engrg-Mobile) <dgujarathi@nvidia.com>
Tested-by: Deepesh Subhash Gujarathi (Engrg-Mobile) <dgujarathi@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Ref-count the AVP open/release requests; if AVP already opened,
just inc the refcount and let the request succeed.
bug 772210
Change-Id: I061e02e4c82fc6915ed5b73a536a7707d5c055db
Reviewed-on: http://git-master/r/13661
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Tegra SDMMC clock enable/disable seems to be working well enough,
don't need this extra spew.
Change-Id: I8bce2a6b26a72b9b3af2eec873bca0177f149ca3
Signed-off-by: Todd Poynor <toddpoynor@google.com>
|
|
- use proper gpio names
- convert a lot of if statements into a cleaner
looking for loop
Change-Id: I385e115a73b0653d4ee217cf083bc081aef470ba
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/13600
Reviewed-by: Pritesh Raithatha <praithatha@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
vdd_lvds supply is not directly derived from pmu in ventana and hence correction
Change-Id: Idf925ec9b6ff6aeeddfd590f3bd8ff42147727bb
Reviewed-on: http://git-master/r/14138
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Tested-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Conflicts:
arch/arm/mach-tegra/board-ventana-power.c
drivers/mfd/tps6586x.c
Change-Id: Ic8c46d4251d6e71fa2900b7e876f87e256299bc4
|
|
be freed""
This reverts commit d534322cb6066ae0db4790ceacba3e1a95b1ee7c.
|
|
This reverts commit abe997b06f4da33416b20bed5784abd9ea97c7c9.
|
|
This reverts commit 83dd90a8d9b866caca7da58805fdbb5e61d23e57.
|
|
overhead during reclaim""
This reverts commit 54a1c40c991e35c31e7413d9bf24e828c3cab6b7.
|
|
bug 773249
bug 773204
Change-Id: I10950d906209b8b04d30ef4ee37e849d11be1812
Reviewed-on: http://git-master/r/14188
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Cleanup comment.
Change config.
Change-Id: I33ec8d70230672993129e89675aada016286b065
Reviewed-on: http://git-master/r/14080
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Implemented auto-detect for Atmel/Cypress-Panjit touch screens
Change-Id: I551ef2a040c2ab1bac8660714807218cbc0e5856
Reviewed-on: http://git-master/r/12632
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
I2C driver register as a first device so that it will be suspended last.
See bug 748082 for details
Change-Id: Iaa628e027a51a101592ac12ad07abb5d66927b08
Reviewed-on: http://git-master/r/13840
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Tested-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Change-Id: I87b032a92a4598c88f346b39731f2bb1b67b629f
Reviewed-on: http://git-master/r/14044
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
remove executable permission on the target file.
Change-Id: I85c88e111cfe54d068d0dd47354f08b2e78537ef
Reviewed-on: http://git-master/r/14040
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
remove executable permission on spi slave driver
Change-Id: I8ea99031821efe532e5956bdd82f178fce4e6726
Reviewed-on: http://git-master/r/14043
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Conflicts:
drivers/usb/gadget/composite.c
Change-Id: I1a332ec21da62aea98912df9a01cf0282ed50ee1
|
|
|
|
|
|
|
|
Change-Id: Ia54fc50b7dcabfeb71eb487c652803f83e2f3d8e
Signed-off-by: Arve Hjønnevåg <arve@android.com>
|
|
process to die
If a process forked and the child process was killed by the
lowmemorykiller, the lowmemory killer would be disabled until
the parent process reaped the child or it died itself.
Change-Id: I709b1a4e1b1a1970e51d26a39fcbee57977bbc7f
Signed-off-by: Arve Hjønnevåg <arve@android.com>
|
|
The lowmemorykiller registers an atomic notifier for notfication of when
the task is freed. From this atomic notifier callback, it removes the
atomic notifier via task_free_unregister(). This is incorrect because
atomic_notifier_chain_unregister() calls syncronize_rcu(), which can
sleep, which shouldn't be done from an atomic notifier.
Fix this by registering the notifier during init, and only unregister it
if the lowmemorykiller is unloaded.
Change-Id: I1577b04e617bc2b2e39dcb490fcfc9ce660eb7ec
Signed-off-by: Rabin Vincent <rabin.vincent@stericsson.com>
Signed-off-by: Christian Bejram <christian.bejram@stericsson.com>
|
|
pda-power is only needed on pdas and phones.
Change-Id: I46a668cc0ee3f4b23c63de48251591cf4a8f99e8
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
- Improve BT-coex to differentiate HID and SCO device during DHCP session
- Enforce DTIM=1 for any SoftAP settings to optimize internal memory logic
Signed-off-by: Dmitry Shmidt <dimitrysh@google.com>
|
|
Bug 745149
Change-Id: I1907f9e3da8389b4fc51cd6270a4e66105d30978
Reviewed-on: http://git-master/r/13835
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Tested-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
cherry-picked and merged http://git-master.nvidia.com/r/6641 and
http://git-master.nvidia.com/r/7081 from tegra-2010-07 branch
Change-Id: I926062d2d949b4095ad1d5c88145c99a29cec122
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/13795
Reviewed-by: Andrew Howe <ahowe@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
- DMA burst size can be set to 1, 4, or 8 depending on requested size
- PACKED MODE support
- When bits per word is 32, no endian conversion is needed; so use
memcpy to copy from client buf to dma buf or vice versa
- Do spi_complete operation in the last dma complete callback
- Reducing the loop-count from 500 to 50, thus making sure suspend is
not stuck.
bug 747979
bug 765062
Change-Id: I67fe1405e1cda886e9229b26dff5ebd80fd67247
Reviewed-on: http://git-master/r/12799
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Implementation using internal RTC(real time clock).
Alarm wake up from lp0/lp1 is supported.
Use option CONFIG_RTC_DRV_TEGRA to enable.
Change-Id: Iadb767b35423463186eca32b8f47694a59aee7f4
Reviewed-on: http://git-master/r/13780
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
HDMI panel does not work when resuming from LP0.
This change acuires wake lock during HDMI is enabled,
hence prevents device going to LP0.
This need to be reverted once original fix is in.
Change-Id: Ie980923796d7b30c36099299ea04064a49c0d601
Reviewed-on: http://git-master/r/13719
Tested-by: Gaurav Sarode <gsarode@nvidia.com>
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Enable CONFIG_KEYBOARD_TEGRA.
Change-Id: I4979ccd5088f478b007d17816c980ab2297e6bb7
Reviewed-on: http://git-master/r/13800
Tested-by: Sachin Nikam <snikam@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Adding functional keymap for whistler.
Change-Id: I43208d8f901933b368c1c034f56cf0680613312a
Reviewed-on: http://git-master/r/13777
Tested-by: Sachin Nikam <snikam@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
- no endian conversion is needed, so use memcpy to copy from client
buf to dma buf or vice versa when bits_per_word is 32.
- do spi complete operation in the last dma complete callback
- add spi_tegra_abort_transfer whcih is called by upper s/w stack for
timeout functionality
bug 749431
bug 749983
bug 752531
bug 760790
Change-Id: I5cd14397e1a066fe807d72405b6ced98d62b50da
Reviewed-on: http://git-master/r/13801
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
added code to control panel power during display on/off.
Change-Id: I41754c0a7639a395162c7df564ea6057b863edbc
Reviewed-on: http://git-master/r/13673
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Tested-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
The NCT1008 driver is now passed a function pointer from the board
file's platform data to be called when alarms are asserted or
deasserted. Switch to a single function for throttling
enable/disable suitable for calling via the temperature alarm
callback.
Change-Id: Ic0eb1566a68e151216e26dfb6ed6f4bc7a273ddb
Signed-off-by: Todd Poynor <toddpoynor@google.com>
|
|
Based on work by Dmitriy Gruzman and Varun Wadekar.
Change-Id: I64d765628223b7ef1ec493b9e409ea11e9391b94
Signed-off-by: Todd Poynor <toddpoynor@google.com>
|
|
... and convert it to a dev_info print at probe time.
There are many variants of this chip with different values of VERSIONCRC.
The set of values is large, and not useful to enumerate. All are SW
compatible. The difference lies in default settings of the various power
rails, and other similar differences. The driver, or clients of the
driver, shouldn't be affected by this, since all rails should be
programmed into the desired state in all cases for correct operation.
Derived-from-code-by: Andrew Chew <achew@nvidia.com>
Signed-off-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Samuel Ortiz <sameo@linux.intel.com>
|
|
The interface for this device should be identical to that of the
TPS658521A.
Signed-off-by: Andrew Chew <achew@nvidia.com>
Acked-by: Mike Rapoport <mike@compulab.co.il>
Signed-off-by: Samuel Ortiz <sameo@linux.intel.com>
|
|
check if any of the buttons is specifid as 'wakeup', and send its
key code explicitly to the android layer while resuming so that
display wakes up eventually.
Bug 745149
Change-Id: Iad94efa0ed4a6a9ac054e7f72de3affa8762a037
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/13774
Reviewed-by: Sachin Nikam <snikam@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Change-Id: I645b5f64f3b8148cb054f5da4890e5ee940a96e6
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/13754
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Change-Id: I5f8603d54c8c5eae39bd95a93908bc6aa43ff225
Reviewed-on: http://git-master/r/13805
Tested-by: Sachin Nikam <snikam@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|