Age | Commit message (Collapse) | Author |
|
Changes according to TVE-VGA patch.
Signed-off-by: Jason Chen <b02280@freescale.com>
(cherry picked from commit 80379f44148be8cb5a39f75e38586100f667d5db)
|
|
Fix tve clock tree and adding TVE-VGA support.
Signed-off-by: Jason Chen <b02280@freescale.com>
(cherry picked from commit 0222a76d7798f9a52f7156173e9c66d49384cda6)
|
|
Add VGA support.
To enable VGA on second display, you can do the following:
> echo U:1280x1024p-60 > /sys/class/graphics/fb1/mode
> echo 0 > /sys/class/graphics/fb1/blank
To enable VGA on primary display, you can set bootcmd:
video=mxcdi1fb:BGR24,VGA-XGA di1_primary
or
video=mxcdi1fb:BGR24,SXGA di1_primary
Signed-off-by: Jason Chen <b02280@freescale.com>
(cherry picked from commit e6b393f8b9f32d0a982945ad6c9a54ec5f07923b)
|
|
Add VGA support for ipu basic driver and fb driver.
Signed-off-by: Jason Chen <b02280@freescale.com>
(cherry picked from commit 214d8593acc37e2d5ed32e75a6518a8e306a1246)
|
|
When apply rt patch or turn on hardirq threaded in kernel,
play audio by application with realtime schedule policy hangs the system.
It is caused by:
Requesting SDMA channel, a specific channel is used to load script
and context from memory.
This load phase also uses sdma to transfer, then poll
a complete flag within a while(1) loop.
When application with realtime schedule policy request sdma channel,
it will preempt threaded irqs and prevent complete flag to be set.
So a deadlock appears.
Signed-off-by: Zeng Zhaoming <b32542@freescale.com>
(cherry picked from commit 1d485b5d74d9585677152c3519c8d3308167de54)
|
|
Remove the 2G limitation from NAND driver since currently kernel
can support more than 2GB NAND flash now. This commit will make
NAND driver rescan the whole NAND to create one BBT and store to
the last 4 blocks of the larger than 2GB NAND flash. This commit
will have no effect on the NAND which size is not larger than 2GB.
Signed-off-by: Jason Liu <r64343@freescale.com>
(cherry picked from commit 5790e8a3e8a3fabc4fe7ab5f4c3524f1791e073f)
|
|
This patch sets TVin pwr gpio to be output in io_init.
Signed-off-by: Liu Ying <b17645@freescale.com>
(cherry picked from commit 342ab3082b255dc2c0fd386509e308c3ce5abf6a)
|
|
As IPUv3 CSI supports interlaced scan order for CSI->SMFCx->MEM
channels, change TVin PAL/NTSC video formats to be standard.
Signed-off-by: Liu Ying <b17645@freescale.com>
(cherry picked from commit aef894228ba2c94cff1029a4cbd6b8e9a0a8d89b)
|
|
This patch supports interlaced scan order for CSI->SMFCx->MEM
channels.
Signed-off-by: Liu Ying <b17645@freescale.com>
(cherry picked from commit c3b90654b76654911a2e132dd387ef9a9422e114)
|
|
1) Add re-check to avoid event lost in edge irq mode
2) fix mutex problem caused by CHECK_ERROR(xxx) macro
Signed-off-by: Zhou Jingyu <Jingyu.Zhou@freescale.com>
(cherry picked from commit 4837fb8a06c8ffd959d20785cfaf4104689b4906)
|
|
This patch supports bottom field first video.
Signed-off-by: Liu Ying <b17645@freescale.com>
(cherry picked from commit b1123ead7b6da887c0139b455dbaf00780e7e0bb)
|
|
This patch supports bottom field first setting.
Signed-off-by: Liu Ying <b17645@freescale.com>
(cherry picked from commit c36dbf686a6e0dd7e7e746ad986105255de0b7c0)
|
|
If VPU doesn't use IRAM, there will be a kernel dump when
we enter VPU driver probe function.
This issue is caused by allocating IRAM with zero buffer
size.
Signed-off-by: Liu Ying <b17645@freescale.com>
(cherry picked from commit 020fa3509623f49aa759fb47864b70eb017403f8)
|
|
MX51: Enable battery charger on i.MX51 babbage.
The issue that board would be damaged if a battery was not connected
was fixed on MC13892 version 2.0
Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
|
|
Not all the NAND devices have all the information in additional
id bytes.
So add a hook in the nand_chip{} is a good method to calculate the
right value of oobsize, erasesize and so on.
Without the hook,you will get the wrong value, and you have to hack
in the ->scan_bbt() to change the wrong value which make the code
mess.
Signed-off-by: Huang Shijie <shijie8@gmail.com>
Signed-off-by: David Woodhouse <David.Woodhouse@intel.com>
|
|
The ONFI nand needs the GF14.
So change the block mark's position for ONFI NAND.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
HW flow control should be enable/disable by userspace.
It can be set by tty option: options.c_cflag of CRTSCTS
bit.
This bug is found by testing UART BT AR3001 chip,
this chip will wake up the chip by set RTS to high,
it needs frist disable HW flow control, set RTS,
then disable HW flow control.
Signed-off-by: Zhang Jiejing <jiejing.zhang@freescale.com>
|
|
PMIC: Configure battery driver as a loadable module.
Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
|
|
Fix dhcp failure at i.MX28 EVK board caused by 1588 patch
Signed-off-by: Xie Xiaobo <R63061@freescale.com>
Signed-off-by: Frank Li <Frank.Li@freescale.com>
|
|
1588 clock need to set divider in HW_CLKCTRL_ENET register,
and these bits should be cleaned before set them.
Signed-off-by: Xie Xiaobo <X.Xie@freescale.com>
|
|
fix issue: system would enter suspend twice instead
of resume when press pwr key twice
Signed-off-by: Zhou Jingyu <Jingyu.Zhou@freescale.com>
|
|
when plug A-cable, but no usb device connect to the cable's receptacle,
then unplug the cable, and then plug the cable again, the wakeup
function can not work.
Signed-off-by: Hu Hui <b29976@freescale.com>
|
|
- Hang was caused by accessing EPDC registers without enabling clocks to the
EPDC module. Fix is to defer actual write to EPDC registers until subsequent
screen updates are requested.
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
|
- Added new entry for 6.0" V220 E-Ink panel
- Updated timing info for other panels
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
|
- New waveform file format is epdc_E[panel size]_[panel type]
- Added support for 6.0" V220 panel
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
|
- User can specify a flag (EPDC_FLAG_FORCE_MONOCHROME) to have 8-bit grayscale
converted to monochrome (black or white) via processing in the PxP
(using the LUT).
- Added logic to check against the full videomode when identifying the
desired FB mode. This allows support for multiple modes with the same
dimensions.
Signed-off-by: Danny Nold <dannynold@freescale.com>
|
|
Fix bug that low speed device doesn't be supported at otg port
Signed-off-by: Peter Chen <peter.chen@freescale.com>
|
|
Driver Part
move the usb clk_enable from irq context to a kernel thread context, so
that the voltage can be changed in clk_enable function.
Signed-off-by: Hu Hui <b29976@freescale.com>
|
|
MSL Part
move the usb clk_enable from irq context to a kernel thread context, so
that the voltage can be changed in clk_enable function.
Signed-off-by: Hu Hui <b29976@freescale.com>
|
|
If tell the real correcting infomation to the upper layer of
MTD, the torture thread of UBIFS will do the torture test in
a very often frequency. This will eat up all the reservation blocks
of the UBIFS.
So tell the real correcting infomation only when the failure occured,
or the corrected times nearly reached the ECC threshold.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
The nfc->begin() or nfc->end() will do the relative clock
opertions. Enable clock or disable clock here is redundant.
So just remove it.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
fix compile warnings for the GPMI.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
In imx50, the low power feature is introduced into the system.
We have to enable the ddr_clk explicitly before doing any DMA operations.
So enable the ddr_clk in ->begin(), and disable it in ->end();
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
Add the ONFI nand init code.
In DDR mode of ONFI NAND, the data READ/WRITE will become 16-bit,
although the ALE/CLE are still use the 8-bit.
So changing the DMA command chains of ECC READ/WRITE page's operations
to support the ONFI nand.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
add the new ONFI NAND commands to the common header file.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
ONFI nand needs the 24-bit ECC and 1k data chunk.
DMA page size changes to the real used size.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
ONFI nand works in asynchronous mode in normal case,
You have to do extra initialization to let it work in
DDR mode(synchronous mode).
so add extra initialization hook for ONFI nand.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
ONFI nand needs 24-bit ECC per 1080 bytes of data.
So add a 24-bit ECC search table for the ONFI nand.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
Add the new field to distinguish the ONFI nand from the others.
Alos add the function is_onfi_nand() to check the ONFI nand.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
add the necessary id infomation for the MICRON ONFI nand.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
The spin_lock is enough for each DMA channel, so
remove the mutex lock.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
The ONFI nand need the PLL1 clock, so add the two function
to change the bypass clock.
add some comments for GPMI clocks too.
Signed-off-by: Huang Shijie <b32955@freescale.com>
|
|
This is required for using i2c tools.
Signed-off-by: Aisheng.Dong <b29396@freescale.com>
|
|
MX51 DVFS_PER: Set high setpoint and low setpoint of LP voltage
from 1.2 V to 1.25 V.
Signed-off-by: Nancy Chen <Nancy.Chen@freescale.com>
|
|
The original defined i2c device address has been shifted 1 to left
because i2c bus driver's limitation.
This doesn't make much sense.
After driver fix, we define its real address now.
Signed-off-by: Aisheng.Dong <b29396@freescale.com>
|
|
The Linux I2C framework expects the slave address as the 7LSB bits,
therefore the address must be shifted 1 to left to become the real
byte sending on the I2C bus.
Signed-off-by: Aisheng.Dong <b29396@freescale.com>
|
|
Support mDDR in DVFS driver,using config menu
system type->Freescale i.MXS implementtations->
Memory type is mDDR to select mDDR as memory
Signed-off-by: Frank Li <frank.li@freescale.com>
|
|
When v4l2 using ic bypass mode, and format is non-interleaving, if
the resolution is large, like 720P on mx51, it has chance to make
screen black flash.
Need enlarge burst size of IDMA display for above case.
Signed-off-by: Jason Chen <b02280@freescale.com>
Signed-off-by: Ferderber Ran <r53561@freescale.com>
|
|
Some variable change at 2.6.35. So ubiblock need update to use
new member variable.
Signed-off-by: Frank Li <Frank.Li@freescale.com>
|
|
register_blkdev return 1..255 when major = 0.
if (ret ) {
printk(KERN_WARNING "Unable to register %s block device on major %d: %d\n",
tr->name, tr->major, ret);
mutex_unlock(&mtd_table_mutex);
return ret;
}
Above code will return fail when register_blkdev return allocated major number.
Signed-off-by: Patrick Turley <patrick.turley@freescale.com>
Signed-off-by: Frank Li <Frank.Li@freescale.com>
|