Age | Commit message (Collapse) | Author |
|
- Fix the AVP suspend/restore path.
- KBC is currently broken as a wake up source, so disable that and enable rtc
- Fix warmboot sequence.
- Various other PMC issues
Change-Id: Ifa70b66253f3a30f85822ef6c0eecac29b1fc8d1
Reviewed-on: http://git-master/r/3019
Reviewed-by: Trivikram Kasivajhula <tkasivajhula@nvidia.com>
Tested-by: Trivikram Kasivajhula <tkasivajhula@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Change-Id: I31bc7cdb38d4d192795e7091b32da804968ea8ec
Reviewed-on: http://git-master/r/3391
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Tested-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Accelerometer generates fake events on some boards, hence disabling
it from whistler defconfigs
Bug 698867
Change-Id: I7d210fc0123ca65eadc238ba1f8655a09c28b60e
Reviewed-on: http://git-master/r/3352
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
1)Value of SecBootDeviceConfig fuse was reversed when
read the value from sysfs interface.
This is corrected now.
2)SecBootDeviceConfig fuse size was returning 4 bytes which
is not correct. It is modified to 2 bytes now.
Bug 691945
Change-Id: Ia1ff7e485b5acb28dc6841787b11052f489e7ccb
Reviewed-on: http://git-master/r/2668
Reviewed-by: Andy Carman <acarman@nvidia.com>
Tested-by: Vinod Atyam <vatyam@nvidia.com>
Reviewed-by: Kaushik Sen <ksen@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Adding AES suspend/resume functionality for LP0. Dedicated Key information
is stored in the SDRAM using RFC-3394 key wraping algorithm. Dedicated slot
information is restored back in the H/W during resume from LP0 by unwraping
the key from SDRAM using RFC-3394 key unwraping. AES clocks are turned on
only during the AES operations and are turned off after completion of the
operations.
Bug 700494
Change-Id: I49f7fc76c8d6157e5c1b94299c3f4bf58cd2512a
Reviewed-on: http://git-master.nvidia.com/r/3219
Tested-by: Mallikarjun Kasoju <mkasoju@nvidia.com>
Reviewed-by: Phillip Smith <psmith@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
The supply name for the vddio sys rail should be "vddio sys". It was
wrongly named. Due to this some of the gpio power rail was reporting
the invalid power rail.
Fixing this issue.
Also fixing the compilation warning where function definition was not correct.
Change-Id: Ib25c470b6f5d079e9ea204451f97e7ed8edd152c
Reviewed-on: http://git-master/r/3258
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Chih-Lung Huang <lhuang@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
In whistler odm query, the is_card_removable field in
NvOdmQuerySdioInterfaceProperty is incorrectly set.
Setting this as per the slot usage.
Change-Id: Ieb29897eeb92534f3786d6f9f6f112f289251d37
Reviewed-on: http://git-master/r/3313
Reviewed-by: Pavan Kunapuli <pkunapuli@nvidia.com>
Tested-by: Pavan Kunapuli <pkunapuli@nvidia.com>
Reviewed-by: Suresh Mangipudi <smangipudi@nvidia.com>
Tested-by: Suresh Mangipudi <smangipudi@nvidia.com>
Reviewed-by: Janne Hellsten <jhellsten@nvidia.com>
|
|
Integrate PMU RTC alarm function from K29 to K32.
Bug 701881
Change-Id: Iee137be5a2e9a369611037da4c39b9f443ce8979
Reviewed-on: http://git-master/r/3265
Reviewed-by: Ching Kuang (Roger) Hsieh <rhsieh@nvidia.com>
Tested-by: Ching Kuang (Roger) Hsieh <rhsieh@nvidia.com>
Reviewed-by: Wilson Chen <wichen@nvidia.com>
Reviewed-by: Antti Hatala <ahatala@nvidia.com>
|
|
Enabling CONFIG_INPUT_TEGRA_ODM_ACCEL on 2.6.32
Change-Id: I9bce1de7f498d747b4a6b2f61e70118cfbcb932c
Reviewed-on: http://git-master/r/2745
Tested-by: Venu Byravarasu <vbyravarasu@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Made sure board info data is validated inside/after recursive re-entry.
Without this change early invocation of rm open by regulator probe used
non-initialized data.
Change-Id: I8cf06ef8218214b2aee6efef5f90a5cbd8d9ca7b
Reviewed-on: http://git-master/r/3289
Tested-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Removed references to usb-charging as this driver only interacts
with EC.
Change-Id: If325d7390d7e553464a93069c3f8e93e3d1dea70
Reviewed-on: http://git-master/r/3038
Tested-by: Amit Kamath <akamath@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Adding NVODM UART callbacks into linux uart driver so that customer
can customized UART according to their actual usecases.
Hook four NVODM UART functions in linux uart driver:
NvOdmUartOpen, NvOdmUartClose, NvOdmUartSuspend, NvOdmUartResume.
Bug 684390.
Change-Id: I8f1a89122a57e14631efe876cb7e7bd4a35b73cd
Reviewed-on: http://git-master/r/2817
Reviewed-by: Suresh Mangipudi <smangipudi@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
when the mtd partition command line format is used, ignoring the
return value left err set to the number of partitions, which was
later interpreted as an error return code for tegra_nand_probe,
which caused the MTD master to be unregistered (ultimately causing
NULL pointer derefs when mounting the root partition).
this fix allows bootloaders to use the standard mtdparts= syntax
for specifying partitions, rather than the tegrapart= syntax
Change-Id: Ia50a2ebe72efb213f3dd418510f01d59ad178d31
Reviewed-on: http://git-master/r/3276
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
Use the correct clock specified for that instance.
Change-Id: I15e94e65c21a65ca82a23d804c2af120b0c16e51
Reviewed-on: http://git-master/r/3156
Reviewed-by: Venkata (Muni) Anda <vanda@nvidia.com>
Tested-by: Venkata (Muni) Anda <vanda@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
stack-allocated transaction & data buffers were not getting memset to 0,
resulting in invalid transactions getting sent to the RM
Change-Id: I8e16f0c90f74c31cf03b69cb098436e4e64e215e
Reviewed-on: http://git-master/r/3244
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
Modify gpio module to use regulator module for controlling GPIO power rail.
Since there are some issues related to init sequence after this change, using
"postcore_initcall_sync" to involve regulator module, as well as modifying
NvRmOpenNew routine are required.
Bug Id 697774
Change-Id: Ie8002f1190da83355c0554496f9fef24d18207f5
Reviewed-on: http://git-master/r/3103
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
commit 36642f74 added support for suspend to the LP1 state (CPU power-
gated, SDRAM in self-refresh, core active); set this as the default low-
power state for harmony
Change-Id: I8541861991cd9a53e3b5614030b14908d28f83a4
Reviewed-on: http://git-master/r/2518
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
Bug 700516
Change-Id: I14c6c679fcc0c14425ea9967c6886c8aead2580e
Reviewed-on: http://git-master/r/3222
Tested-by: Yu-Huan Hsu <yhsu@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
bug 70050
Removed unused connection line for voice call.
Change-Id: Ib9bf276a4d52edc61e419f357fe58470c2c2f9dc
Reviewed-on: http://git-master/r/3237
Reviewed-by: Vinod Gopalakrishnakurup <vinodg@nvidia.com>
Tested-by: Vinod Gopalakrishnakurup <vinodg@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Enable CONFIG_USB_SUSPEND flag.
Bug 702074
Change-Id: Id6f826ac014473f4514f286783015ec6dae409e3
Reviewed-on: http://git-master/r/3224
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
Tested-by: Winnie Hsu <whsu@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Moved PMU related suspend procedures from RM kernel suspend to the
PM_SUSPEND_PREPARE pm_notifier callback. This is necessary as RM kernel
suspend is invoked after interrupts are disabled, and no interrupt based
transactions can be used. Similarly, moved PMU resume configuration to
the PM_POST_SUSPEND pm_notifier callback.
Bug 701894
Change-Id: I1614a968cc1b039f809b165877fcf1595c7cc596
Reviewed-on: http://git-master/r/3221
Tested-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Trivikram Kasivajhula <tkasivajhula@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Added switch control in ALSA SoC to route audio to
SPDIF. Verified using the amixer application.
Renamed init_mixer function to tegra_audiofx_init.
Moved this function to tegra transport source file.
Fix for bug 678749
Change-Id: I892ebd98d276a60e50ef047d31ad7c0e7c8185cc
Reviewed-on: http://git-master/r/3175
Tested-by: Vijay Mali <vmali@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Integrating warning fixes from kernel .29 to .32
Change-Id: I95f0dd92e830f80cae2fb4d3383c9efa845238a9
Reviewed-on: http://git-master/r/3176
Tested-by: Sachin Nikam <snikam@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Bug 657105
Problem:When the USB Camera is unplugged while preview
VIDIOC_DQBUF ioctl hangs in uvc_queue_waiton()
as it waits on interrupt which will never come,
as USB Camera is unplugged.
Solution:Using wait_event_interruptible_timeout() instead
of wait_event_interruptible() in function uvc_queue_waiton()
with timeout value 250 mSec so as to gracefully exit.
With this change VIDIOC_DQBUF ioctl returns error,
USB Camera driver handles this error to gracefully exit.
Change-Id: I509162ab3d50b7b52e83e015922eff2c83d6e2fb
Reviewed-on: http://git-master/r/3183
Tested-by: Sachin Nikam <snikam@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
As these changes are causing power regressions on whistler,
reverting them.
Tested on: whistler
Bug 702317
Change-Id: I025e1f4e7d58f020ced7dadff1707ac403d620ba
Reviewed-on: http://git-master/r/3180
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Tested-by: Bitan Biswas <bbiswas@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Added check on number of entries on sflash_mux to avoid data abort
caused by accessing non-existing sflash_mux array.
Change-Id: I252ff0eb70b382dcc6e63f087b9dc3f21083eade
Reviewed-on: http://git-master/r/3173
Tested-by: Yu-Huan Hsu <yhsu@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Change-Id: I63549438e77264efa602feccf1096b5fdd12615f
Reviewed-on: http://git-master.nvidia.com/r/3100
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
configuration.
Added DMA support for EHCI controller, and re-enable the MMU_UNSAFE_RESUME flag.
Change-Id: Icae0a9769a6ddd0b8ab3a970484c2a8d39caa042
Reviewed-on: http://git-master.nvidia.com/r/3166
Tested-by: Winnie Hsu <whsu@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Change-Id: Ib1486329bc9f8702db9f82a715afa286f106687e
Reviewed-on: http://git-master/r/3112
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
Change-Id: I01a3cadf3dfeda155ba234e515405f9f2e5ce4fd
Reviewed-on: http://git-master/r/3109
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
move the GPIO enable pin definitions out of the adaptation code and into
the discovery database, so that the PMU adaptation can be used by
both harmony and ventana.
remove the non-harmony code paths from this driver, since they are
not used anywhere
Change-Id: Ic6f16a8f246d692df22d785bbf056153ff40ac1a
Reviewed-on: http://git-master/r/3107
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
Added oscillator as HDMI clock source. This configuration is
possible in VGA mode, and must be supported to keep HDMI in
sync with Display.
Change-Id: I57aaa9126876ad9a35acad02bab3e4979d8e1f6a
Reviewed-on: http://git-master/r/3120
Tested-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Arthur Spence <aspence@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
rename WakeFromECKeyboard to EmbeddedController, to remain compatible
with the header file used for bootloader and user-space builds
Change-Id: I6051b8ee6853f25df3a5e0d09d2bf67f6c5434b2
Reviewed-on: http://git-master/r/3108
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
increase the number of AVP reserved DMA channels to 4 so that the
AVP can perform simultaneous dual-transmit, dual-receive
Change-Id: I7cbb337885deb2cb93a4af908956e6fb92ea4fb7
Reviewed-on: http://git-master/r/3003
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
extend map_single and safe_buffer to support mapping pages or kernel
arrays; call kmap_atomic and kunmap_atomic if the safe_buffer is a page,
so that it may be copied into the safe DMA buffer
bug 702247
Change-Id: I6eb3e8857064c51d2bf22a87e96c4bbfe40af22b
Reviewed-on: http://git-master/r/3082
Tested-by: Gary King <gking@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Change-Id: Ie2ad800f8ed99ceb4609fc5ef1f4c64cce481947
Reviewed-on: http://git-master/r/2947
Tested-by: Michael I Gold <gold@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Change-Id: Ibe9fc2405125e3a8f8be7e2cb3768858c25f716d
Reviewed-on: http://git-master/r/3081
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
- Updated cpuidle driver parameters:
Determined LP2 state target_residency as a break even time balancing the
power cost of LP2 entry/exit (estimated via LP2 latency), and LP2_vs_LP3
power saving - this approach is consistent with governor interpretation
of residency. As a result the latency_to_residency factor reduced from
2.0 to 0.3. Included exit latency into idle time returned to governor to
avoid double subtraction (by platform code and governor code) - otherwise
under-reporting of LP2 time would skew downward governor correction
algorithm. Replaced hard coded power good time with platform data.
- Updated DVFS parameters
Set CPU minimum frequency to 216MHz - additional dynamic power will be
compensated by savings due to increased LP2 residency (216MHz is provided
by low power PLL, and still allows CPU to run at lowest possible voltage).
Changed maximum CPU/EMC frequency ratio to match new low corner settings.
Change-Id: Ic58d0dd628f51bc3ede61a83c87792fca4f0845b
Reviewed-on: http://git-master/r/2916
Tested-by: Aleksandr Frid <afrid@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Enabled Bosch and Kionix accelerometers together.
Added an abstraction layer which would route calls to
Bosch or Kionix accelerometer based on run time detection
Testing done: observed changes in accelerometer readings
when the device is moved.
Change-Id: I7cdadb609703d6d0eeabf6e2878adb5f81c43b72
Reviewed-on: http://git-master/r/2753
Tested-by: Venu Byravarasu <vbyravarasu@nvidia.com>
Reviewed-by: Hoang Pham <hopham@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Checking explicitly number of available bytes in transmit buffer
before writing into the transmit buffer. Removing additional checks.
Bug 700035
Change-Id: Ica2a6649e9acb2e059ebf6bb08dc5eaecdad8ed7
Reviewed-on: http://git-master/r/2990
Tested-by: Suresh Mangipudi <smangipudi@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Make sure the I2C close() function pointer has been initialized
before trying to call through that pointer. This can happen
if I2C open fails because there is no ODM configuration for the
requested controller/instance combination.
Change-Id: I790272463dad0211a439cddac61f45f36325272b
Reviewed-on: http://git-master/r/3030
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Tested-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Added DHCP and NFS root filesystem support.
Bug 700070
Change-Id: I3f937cb6f5f5f66d9ee84f620b2077b15acefacc
Reviewed-on: http://git-master/r/2962
Tested-by: Winnie Hsu <whsu@nvidia.com>
Reviewed-by: Yu-Huan Hsu <yhsu@nvidia.com>
|
|
Also replaces direct moves to the PC with a BX instruction since
this is the preferred form of branching/returning.
Change-Id: I259c7160d1337a930a6bfe3ceb1b0366951ba054
Reviewed-on: http://git-master.nvidia.com/r/3007
Reviewed-by: Scott Williams <scwilliams@nvidia.com>
Tested-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
Adding support for USB-IF High Speed electrical test mode for device mode.
Support added for electrical test modes:
1. TEST_J
2. TEST_K
3. TEST_SE0_NAK
4. TEST_PACKET
5. TEST_FORCE_ENABLE
Bug 675483
Bug 649012
Tested on AP20/Whistler and AP20/Harmony with USB HS electrical test tool.
Change-Id: I75c0990f1e5abd55bb626bb04ffe48f0e4efe5e3
Reviewed-on: http://git-master.nvidia.com/r/2534
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Hanumanth Venkateswa Moganty <vmoganty@nvidia.com>
Reviewed-by: Ramachandrudu Kandhala <rkandhala@nvidia.com>
Tested-by: Ramachandrudu Kandhala <rkandhala@nvidia.com>
|
|
EHCI DMA buffers need to be allocated at 32B boundaries, or use
bounce buffers allocated at 32B boundaries to prevent data corruption
Change-Id: I42aa8a8e218124af3056e2ea53cfc1eae8bd6161
Reviewed-on: http://git-master.nvidia.com/r/2960
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
tegra 2 EHCI controllers need transfers aligned to 32B boundaries;
enable DMABOUNCE by default whenever USB_TEGRA_HCD is selected,
and create DMA pools for the EHCI devices
Change-Id: I6c391a52370e19c904cab714a4ebd223c7647329
Reviewed-on: http://git-master.nvidia.com/r/2959
Reviewed-by: Gary King <gking@nvidia.com>
Tested-by: Gary King <gking@nvidia.com>
|
|
EHCI transfers on Tegra 2 must be aligned to 32B boundaries; add
support for DMABOUNCE on Tegra by implementing the dma_needs_bounce
function
Change-Id: Ibe61be3de173e955bb707cd1bba5a50545e68fa8
Reviewed-on: http://git-master.nvidia.com/r/2958
Reviewed-by: Michael Hsu <mhsu@nvidia.com>
Tested-by: Michael Hsu <mhsu@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
some systems have devices which require DMA bounce buffers due to
alignment restrictions rather than address window restrictions.
detect when a device's DMA mask has low bits set to zero and treat
this as an alignment for DMA pool allocations, but ignore the low
bits for DMA valid window comparisons.
Change-Id: I1cdce4ff8f928d90af4b92ff3822996599c47bdc
Reviewed-on: http://git-master.nvidia.com/r/3004
Reviewed-by: Michael Hsu <mhsu@nvidia.com>
Tested-by: Michael Hsu <mhsu@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
As suggested by h/w, the SUSP bit(7:7) in PORTSC1 register must be set
to 1 to suspend the port before setting the PHCD bit to put the PHY in
suspend mode.
PHCD bit is being used for USB2 and 3 controllers only. Implemented the
suggested changes.
Bug: 695655
Change-Id: I9ddca4f11ec4ac753a3bd6d19fe2c4aa8bbb920f
Reviewed-on: http://git-master.nvidia.com/r/2930
Tested-by: Abhishek Aggarwal <aaggarwal@nvidia.com>
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Tested-by: Narendra Damahe <ndamahe@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|
|
As Play/Record and trigger thread both are modifying the
prtd->state the current state of the thread, if
START->STOP->START is called fast enough play/record
might set the state to NVALSA_INVALID_STATE and doesn't
execute STOP/START triggered by application at all.
Play/Record thread should not modify the prtd->state,
use the local variable 'state' to keep track of the current
state of the play/record thread and to avoid execution of
START/STOP multiple times.
Here we are respecting only the last triggered state after
processing of the current state, for example if application
calls START->STOP->START->STOP fast enough play/record thread
might execute only the first START and last STOP.
For Bug: 697124
Change-Id: I5879b1428f45c9172d1db7ad10338a170590bed5
Reviewed-on: http://git-master/r/2940
Tested-by: Manjula Gupta <magupta@nvidia.com>
Reviewed-by: Vijay Mali <vmali@nvidia.com>
Reviewed-by: Gary King <gking@nvidia.com>
|