summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2018-07-25x86/cpu: Make alternative_msr_write work for 32-bit codeJim Mattson
2018-07-25x86/bugs: Fix the parameters alignment and missing voidKonrad Rzeszutek Wilk
2018-07-25x86/bugs: Make cpu_show_common() staticJiri Kosina
2018-07-25x86/bugs: Fix __ssb_select_mitigation() return typeJiri Kosina
2018-07-25Documentation/spec_ctrl: Do some minor cleanupsBorislav Petkov
2018-07-25proc: Use underscores for SSBD in 'status'Konrad Rzeszutek Wilk
2018-07-25x86/bugs: Rename _RDS to _SSBDKonrad Rzeszutek Wilk
2018-07-25x86/speculation: Make "seccomp" the default mode for Speculative Store BypassKees Cook
2018-07-25seccomp: Move speculation migitation control to arch codeThomas Gleixner
2018-07-25seccomp: Add filter flag to opt-out of SSB mitigationKees Cook
2018-07-25seccomp: Use PR_SPEC_FORCE_DISABLEThomas Gleixner
2018-07-25prctl: Add force disable speculationThomas Gleixner
2018-07-25seccomp: Enable speculation flaw mitigationsKees Cook
2018-07-25proc: Provide details on speculation flaw mitigationsKees Cook
2018-07-25nospec: Allow getting/setting on non-current taskKees Cook
2018-07-25x86/speculation: Add prctl for Speculative Store Bypass mitigationThomas Gleixner
2018-07-25x86/process: Allow runtime control of Speculative Store BypassThomas Gleixner
2018-07-25x86/process: Optimize TIF_NOTSC switchThomas Gleixner
2018-07-25x86/process: Correct and optimize TIF_BLOCKSTEP switchKyle Huey
2018-07-25x86/process: Optimize TIF checks in __switch_to_xtra()Kyle Huey
2018-07-25prctl: Add speculation control prctlsThomas Gleixner
2018-07-25x86/speculation: Create spec-ctrl.h to avoid include hellThomas Gleixner
2018-07-25x86/bugs/AMD: Add support to disable RDS on Fam[15, 16, 17]h if requestedDavid Woodhouse
2018-07-25x86/bugs: Whitelist allowed SPEC_CTRL MSR valuesKonrad Rzeszutek Wilk
2018-07-25x86/bugs/intel: Set proper CPU features and setup RDSKonrad Rzeszutek Wilk
2018-07-25x86/bugs: Provide boot parameters for the spec_store_bypass_disable mitigationKonrad Rzeszutek Wilk
2018-07-25x86/cpufeatures: Add X86_FEATURE_RDSKonrad Rzeszutek Wilk
2018-07-25x86/bugs: Expose /sys/../spec_store_bypassKonrad Rzeszutek Wilk
2018-07-25x86/cpu/intel: Add Knights Mill to Intel familyPiotr Luc
2018-07-25x86/cpu: Rename Merrifield2 to MoorefieldAndy Shevchenko
2018-07-25x86/bugs, KVM: Support the combination of guest and host IBRSKonrad Rzeszutek Wilk
2018-07-25x86/bugs: Read SPEC_CTRL MSR during boot and re-use reserved bitsKonrad Rzeszutek Wilk
2018-07-25x86/bugs: Concentrate bug reporting into a separate functionKonrad Rzeszutek Wilk
2018-07-25x86/bugs: Concentrate bug detection into a separate functionKonrad Rzeszutek Wilk
2018-07-25x86/nospec: Simplify alternative_msr_write()Linus Torvalds
2018-07-25x86/amd: don't set X86_BUG_SYSRET_SS_ATTRS when running under XenDavid Woodhouse
2018-07-25xen: set cpu capabilities from xen_start_kernel()Juergen Gross
2018-07-25selftest/seccomp: Fix the seccomp(2) signatureMickaël Salaün
2018-07-25selftest/seccomp: Fix the flag name SECCOMP_FILTER_FLAG_TSYNCMickaël Salaün
2018-07-25x86/speculation: Remove Skylake C2 from Speculation Control microcode blacklistAlexander Sergeyev
2018-07-25x86/speculation: Move firmware_restrict_branch_speculation_*() from C to CPPIngo Molnar
2018-07-25x86/speculation: Use IBRS if available before calling into firmwareDavid Woodhouse
2018-07-25x86/spectre_v2: Don't check microcode versions when running under hypervisorsKonrad Rzeszutek Wilk
2018-07-25x86/speculation: Use Indirect Branch Prediction Barrier in context switchTim Chen
2018-07-25x86/mm: Give each mm TLB flush generation a unique IDAndy Lutomirski
2018-07-25x86/mm: Factor out LDT init from context initDave Hansen
2018-07-25x86/xen: Zero MSR_IA32_SPEC_CTRL before suspendJuergen Gross
2018-07-25x86/speculation: Add <asm/msr-index.h> dependencyPeter Zijlstra
2018-07-25x86/speculation: Fix up array_index_nospec_mask() asm constraintDan Williams
2018-07-25x86/speculation: Clean up various Spectre related detailsIngo Molnar
generated by cgit v1.2.3 (git 2.0.4) at 2024-05-28 16:54:13 +0000