summaryrefslogtreecommitdiff
path: root/Documentation/devicetree/bindings/memory-controllers/ath79-ddr-controller.txt
AgeCommit message (Collapse)Author
2015-12-09dt-bindings: Misc fix for the ATH79 DDR controllersAlban Bedel
Fix a few typos and reword the description of the '#qca,ddr-wb-channel-cells' property. Signed-off-by: Alban Bedel <albeu@free.fr> CC: trivial@kernel.org Signed-off-by: Rob Herring <robh@kernel.org>
2015-06-21DEVICETREE: Add bindings for the ATH79 DDR controllersAlban Bedel
The DDR controller of the ARxxx and AR9xxx families provides an interface to flush the FIFO between various devices and the DDR. This is mainly used by the IRQ controller to flush the FIFO before running the interrupt handler of such devices. Signed-off-by: Alban Bedel <albeu@free.fr> Cc: linux-mips@linux-mips.org Signed-off-by: Ralf Baechle <ralf@linux-mips.org>