| Age | Commit message (Collapse) | Author |
|---|
|
-Add vadc to generic pm domain
-Add vadc clk to dispmix management
Signed-off-by: Sandor Yu <R01008@freescale.com>
(cherry picked from commit 9c3199fa95d0b219234b511c364f6a9d4aec75cd)
|
|
since the pcie is power-ed by disp_mix domain,
add disp_mix domain into pcie device node.
Signed-off-by: Richard Zhu <Richard.Zhu@freescale.com>
(cherry picked from commit 9ba62b896a873bf35df95b7d1c899021f3d7e9d6)
|
|
Add support to leave PLL1 enabled since its required whenever ARM-PODF is
changed. With this patch PLL1 is set to bypassed mode (and enabled) whenever
ARM is sourced from step_clk.
Also change imx6dl.dtsi to use #defines instead of hard-coded numbers for
busfreq clocks.
Signed-off-by: Ranjani Vaidyanathan <Ranjani.Vaidyanathan@freescale.com>
|
|
(cherry-pick from f9759787e60ad3422d2119f9f25ac320ca58f5df)
confilict: arch/arm/boot/dts/imx6sx.dtsi
The dts file arch has changed in 3.14. Add QoS description in
imx6sx dts manually and solve the conflict.
Date Feb 2, 2015
Signed-off-by: Shawn Xiao <b49994@freescale.com>
|
|
Clean up enet property and enebale enet2 multi-queue.
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
As spdif driver will register SPDIF clock to regmap, regmap will do
clk_prepare in init function, so SPDIF clock is prepared in probe, then its
root clock (pll clock) is prepared also, which cause the arm can't enter
low power mode.
Add SPDIF_GCLK in clock tree which share same gate bits with SPDIF clock.
Its root clock is ipg clock, and register it to regmap, then the issue can be
fixed.
Signed-off-by: Shengjiu Wang <shengjiu.wang@freescale.com>
|
|
Use macros instead of numbers to represent CAAM clocks in the
imx6sx device tree source.
Signed-off-by: Victoria Milhoan <vicki.milhoan@freescale.com>
|
|
- Add usbphy_nop, hsic uses nop phy driver
- Add anatop phandle, hsic needs to access anatop register to
change osc clock for different boards
- Add phy_type, hsic needs to config PHY parameters at portsc
- For imx6q-arm2 board, hsic has pin conflict with ethernet, we create a
dedicated dts(imx6q-arm2-hsic.dts) for it with ethernet disabled, besides
please make sure keep the line of data and strobe unchanged between board
boots up and enable hsic controller.
Signed-off-by: Peter Chen <peter.chen@freescale.com>
|
|
Add disp mix power management clocks to gpc item.
Add disp mix power management to lcdif, pxp and csi module.
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
The CANFD IP will be removed in final production, so remove
the CANFD related stuff in dts tree to avoid confusion.
The patch only removed user level in dts part, the exists related
clocks and pads in source code are still there which seems not matter.
Conflicts:
arch/arm/boot/dts/Makefile
arch/arm/boot/dts/imx6sx-sdb-canfd.dts
arch/arm/boot/dts/imx6sx.dtsi
Signed-off-by: Dong Aisheng <b29396@freescale.com>
(cherry picked from commit d22d9374948d2461189a632263c2e18a13c9ea41)
(cherry picked from commit 9a0baefbd1030921e8755b9f6ebf36d19fdacfdf)
|
|
Register one pcie phy regulator in gpc driver, so thus,
the gpc related operations when pcie phy is powered
on/off can be moved into gpc driver
Signed-off-by: Richard Zhu <Richard.Zhu@freescale.com>
|
|
Update the i.MX6SX operating points to comply with the latest
datasheet. Latest i.MX6SX datasheet of Rev.F, 1/2015 adds the
198MHz setpoint. For the RevB board, the VDD_ARM and ADD_SOC
are connected together, so the voltage for 198MHz needs to be
set to 1.175V. for the general setting, add a 25mV margin to
cover the board IR drop.
this patch is copy from commit: 17dae6e92 on branch imx_3.10.y
as too many conflicts to resolve.
Signed-off-by: Bai Ping <b51503@freescale.com>
|
|
Add MLB50 support on the i.MX6SX-ARD platform.
Signed-off-by: Luwei Zhou <b45643@freescale.com>
|
|
Correct the uart compatible string.
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
Add support for CAAM job rings, Secure Memory, and SNVS
to the i.MX6SX device tree.
Signed-off-by: Victoria Milhoan <vicki.milhoan@freescale.com>
|
|
based on imx_3.14 kernel, add mcc pingpong and tty tests
on imx6sx sdb and ai boards.
Signed-off-by: Richard Zhu <Richard.Zhu@freescale.com>
|
|
There is one BUG(TKT238285) in ecspi module in DMA mode,but
it only found on i.mx6dl now, so enable dma support on all
i.mx6 chips except i.mx6dl
Signed-off-by: Robin Gong <b38343@freescale.com>
(cherry picked from commit fa9ef1796819aadbb1ea184613d4fdd3de1b46c6)
|
|
Add FEC magic-packet feature support.
Signed-off-by: Fugang Duan <B38611@freescale.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
|
|
syscon shouldn't be added into gpc dts, otherwise, the gpu
wound't be powered on properly.
remove this commit.
This reverts commit 77ddc73cc9504576942d77813abe559b44f59123.
Signed-off-by: Richard Zhu <Richard.Zhu@freescale.com>
|
|
- imx6sx pcie phy has its own power regulator. Add the
pcie phy power suppy into im6sx pcie dts and binding.
- in order to align with imx6qdl's pcie dts, re-format
imx6sx pcie dts.
- in order to align with imx6qdl pcie dts format and
keep clean of imx6 pcie driver, keep the pcie phy clock
in imx6sx pcie dts, although it's the parent clk of the
pcie bus clock now, and would be enabled automatically
when pcie bus clock is enabled. secondly, it's
possible that the external osc maybe used as source
of the pcie_bus clk in board design in future.
- disp_axi clock is required by pcie inbound axi port.
Add one more clock named pcie_inbound_axi for imx6sx pcie.
Signed-off-by: Richard Zhu <richard.zhu@freescale.com>
|
|
In order to manipulate gpc bits for imx6sx
pcie in driver, add syscon into gpc dts
Signed-off-by: Richard Zhu <richard.zhu@freescale.com>
|
|
add MU support for i.MX6SX.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
1. add i.MX6SX SabreAuto board M4 dts support;
2. add shared memory node support for AMP clk/power management;
3. add qspi restore node for suspend/resume with Mega/Fast off
when M4 is enabled and running on QSPI flash.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
add SEMA4 support for i.MX6SX.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
As when Mega/Fast mix power domain is off in DSM mode, ocram
need to do save/restore for entire space, some of the ocram
space is reserved by low power modules, so to make ocram save/restore
simple, we define a node including total ocram space for DSM
save/restore when mega/fast mix is off.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
Initialize dts file for mqs.
Signed-off-by: Shengjiu Wang <shengjiu.wang@freescale.com>
(cherry picked from commit d390f670990a0880cdd0db4271a724a96755b0ea)
|
|
- Remove csi v4l2 int-device dts settting.
- Binding subdev client device and host device in dts.
vadc to csi1, ov5640 to csi0.
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
Add gpu clock for pu-enable, otherwise, GPU may crash in some test cases.
Signed-off-by: Robin Gong <b38343@freescale.com>
|
|
Add enet2 support for imx6sx-sdb board, and add the "fsl,imx6q-fec"
compatible for fec2 node to be compatible with the old version.
Signed-off-by: Fugang Duan <B38611@freescale.com>
|
|
Put snvs-pwrkey device node in imx6sx.dtsi since all boards with i.mx6sx were
designed with ONOFF as power key and it's a function at soc level.
Signed-off-by: Robin Gong <b38343@freescale.com>
(cherry picked from commit de58db5d0119933731be15395209ba84d0a352d1)
|
|
enable busfreq driver for i.MX6Q/DL/SX.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
Add GPU module to imx6sx.dtsi to enable GPU on imx6sx borad
Add power-domain-cell in gpc module to enable power-domain for GPU
Use macro instead of hard code to describe GPU interrupt resource
Signed-off-by: Shawn Xiao <b49994@freescale.com>
|
|
On imx6sx, it has a dedicated ocram for low power mode. We need to do
some workaround to make imx6sx suspend to ocram 0x008f8000
part of the code is copied from imx_3.10.y branch:
commit 4c6e459d8b91c23d52d1d6e1a51a3be8f7c0230a
Author: Anson Huang <b20788@freescale.com>
Date: Tue Feb 11 15:33:05 2014 +0800
e-n-g-r 00298524-6 ARM: imx: enable suspend/resume for i.mx6sx
Enable suspend/resume feature for i.mx6sx 17x17 arm2 board,
for dsm mode, as we use dedicated ocram space for low
power function(start from 0x8f8000), but ROM code still
use previous ocram space(0x900000) for checking jump address,
so we need to enable ROMCP of data patch to workaround this
issue.
Signed-off-by: Bai Ping <b51503@freescale.com>
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
update dts file to enable esai
Signed-off-by: Shengjiu Wang <shengjiu.wang@freescale.com>
|
|
Reserve 16KB for IRAM TLB. Except mx6sx, all others use 0x900000 as
the IRAM TLB base addr. To mx6sx, 0x8f8000 is used for IRAM TLB base
addr. Actually, 16KB is reserved for IRAM TLB, but only upper 8KB
is used for kernel TLB, the lower 8KB is used for pm_info and OCRAM
code.
Signed-off-by: Peng Fan <Peng.Fan@freescale.com>
Signed-off-by: Ping Bai <Ping.Bai@freescale.com>
|
|
Add i.MX6SX 17x17 and 19x19 ARM2 board support.
Signed-off-by: Anson Huang <b20788@freescale.com>
|
|
Fix usbmisc compatible string so that usbmisc node can be found and USB
functionality can be functional.
Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com>
Signed-off-by: Shawn Guo <shawn.guo@freescale.com>
|
|
The usdhc could also be wakeup source, thus add it into the mege_fast
wakeup source list.
Signed-off-by: Dong Aisheng <b29396@freescale.com>
(cherry picked from commit 66223a235ae1d440f382a99ed71e1392d0f09f8b)
|
|
As we use the upstreamed asrc driver in imx_3.14, the device tree need
to be updated.
Signed-off-by: Shengjiu Wang <shengjiu.wang@freescale.com>
|
|
Add ADC dts support on i.MX6SX-SDB platform.
Signed-off-by: Luwei Zhou <b45643@freescale.com>
|
|
SAI has pin conflicts with other moudles on all current boards of Solo X
and two sdma event conflicts with UART5.
Thus this patch adds new dtbs for SAI cases that occupy the pins and the
event IDs of SDMA.
Signed-off-by: Shengjiu Wang <shengjiu.wang@freescale.com>
|
|
Complete the compatible for sdma and use same firmware as imx6q.
Signed-off-by: Shengjiu Wang <shengjiu.wang@freescale.com>
|
|
Enable 3 queues suppport for ethernet
Signed-off-by: Frank Li <Frank.Li@freescale.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
|
|
The ocotp also plays as a fuse device beside the system controller we
already have in device tree. Let's add a device node for the fuse
device for imx6qdl and imx6sl.
While at it, the patch also drops "fsl,imx6q-ocotp" and
"fsl,imx6sl-ocotp" from system controller compatible string, since
it's not used, and use node name ocotp-ctrl and ocotp-fuse for system
controller and fuse device respectively.
shawn.guo: cherry-pick commit 1a8c2aef633c from imx_3.10.y, and add the
same change for imx6sx.
Signed-off-by: Shawn Guo <shawn.guo@freescale.com>
|
|
We met an issue that access the 0x2600 offset of message ram
does not work although the mx6sx spec claims a 16KB size.
The reason is still unkown.
Change the RAM size to a small size to use the first 2K
to avoid such issue.
Signed-off-by: Dong Aisheng <b29396@freescale.com>
(cherry picked from commit fd99f25c703eeffa74fc09e448f3d87ad049ab87)
|
|
Introduce a new dtb imx6sx-sdb-canfd.dtb due to pin conflict with flexcan.
Signed-off-by: Dong Aisheng <b29396@freescale.com>
(cherry picked from commit 4e861f90bd119edef5d6b158268914d4141d23e5)
|
|
Add flexcan stop mode support.
The driver does not use alias id now, so remove it too.
Signed-off-by: Dong Aisheng <b29396@freescale.com>
(cherry picked from commit 36ddf7fd96c5d05922f2241d38b0fe7305fdde02)
|
|
Add the dtb support for PXP to the new kernel branch
3.14.
Signed-off-by: Fancy Fang <chen.fang@freescale.com>
|
|
-Enable lcdif driver
-Enable pwm backlight driver.
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
|
Enable dcic driver for imx6sx SDB board.
Signed-off-by: Sandor Yu <R01008@freescale.com>
|
