| Age | Commit message (Collapse) | Author |
|---|
|
New release DVFS table generated by
EMC_REG_CAL_V5.0.18
bug 1521750
Change-Id: Ib06001da111e22f0d9ab53d32e8e1adb45e6fbe8
Signed-off-by: Robert Shih <rshih@nvidia.com>
Reviewed-on: http://git-master/r/427216
(cherry picked from commit 580db20a208c9a600db35754e958824704f4b69c)
Reviewed-on: http://git-master/r/432482
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
|
|
Rename the external memory controller to be emc
instead of memory-controller.
Bug 1474633
Change-Id: Iced98b2e7046cd60ccace6a033bab695626ab1cf
Signed-off-by: Rohit Khanna <rokhanna@nvidia.com>
Reviewed-on: http://git-master/r/379176
Reviewed-by: Chao Xu <cxu@nvidia.com>
|
|
Increase #address-cells and #size-cells to 2 for Tegra12x dts files in
order to accomodate 64-bit address and size values.
Bug 1318782
Bug 1441114
Change-Id: I029d54c6c7916a5e54d6965f86265eb13607ea48
Signed-off-by: Adeel Raza <araza@nvidia.com>
Reviewed-on: http://git-master/r/367930
Reviewed-by: Chao Xu <cxu@nvidia.com>
|
|
Reorganize the disi file for TN8 to handle DTB variants.
Renamed:
tegra124-tn8-emc.dtsi => tegra124-tn8-emc-e1780-1100-a02.dtsi
tegra124-e1922-emc.dtsi => tegra124-tn8-emc-e1922-1100-a00.dtsi
tegra124-tn8-p1761-emc-2gb.dtsi => tegra124-tn8-emc-p1761-1270-a00.dtsi
tegra124-tn8-p1761-emc.dtsi => tegra124-tn8-emc-p1761-1470-a00.dtsi
tegra124-tn8-e1736-fixed.dtsi => tegra124-tn8-fixed-e1736-1000-a00.dtsi
tegra124-tn8-e1769-fixed.dtsi => tegra124-tn8-fixed-e1769-1000-a00.dtsi
tegra124-tn8-e1936-fixed.dtsi => tegra124-tn8-fixed-e1936-1000-a00.dtsi
tegra124-e1780-gpio-default.dtsi => tegra124-tn8-gpio-e1780-1100-a02.dtsi
tegra124-p1761-gpio-default.dtsi => tegra124-tn8-gpio-p1761-1470-a00.dtsi
tegra124-tn8-io.dtsi => tegra124-tn8-io-e1780-1100-a02.dtsi
tegra124-e1780-keys.dtsi => tegra124-tn8-keys-e1780-1100-a02.dtsi
tegra124-e1780-pinmux.dtsi => tegra124-tn8-pinmux-e1780-1100-a02.dtsi
tegra124-p1761-pinmux.dtsi => tegra124-tn8-pinmux-p1761-1470-a00.dtsi
tegra124-tn8-e1736-pmic.dtsi => tegra124-tn8-pmic-e1736-1000-a00.dtsi
tegra124-tn8-e1769-pmic.dtsi => tegra124-tn8-pmic-e1769-1000-a00.dtsi
tegra124-tn8-e1936-pmic.dtsi => tegra124-tn8-pmic-e1936-1000-a00.dtsi
tegra124-e1780-powermon.dtsi => tegra124-tn8-powermon-e1780-1100-a02.dtsi
tegra124-e1784-powermon.dtsi => tegra124-tn8-powermon-e1784-1101-a00.dtsi
tegra124-e1794-sensor.dtsi => tegra124-tn8-sensor-e1794-1000-a00.dtsi
tegra124-e1845-sensor.dtsi => tegra124-tn8-sensor-e1845-1000-a00.dtsi
tegra124-tn8-sensors.dtsi => tegra124-tn8-sensor-p1761-1470-a00.dtsi
tegra124-tn8-sysedp.dtsi => tegra124-tn8-sysedp-e1780-1100-a02.dtsi
tegra124-tn8-p1761-a02-sysedp.dtsi => tegra124-tn8-sysedp-p1761-1270-a02.dtsi
Bug 1418045
Change-Id: I31106420b6b38062ea0ac94517cbd0b6dd0734b3
Signed-off-by: Daniel Fu <danifu@nvidia.com>
Reviewed-on: http://git-master/r/347564
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
|
