summaryrefslogtreecommitdiff
path: root/arch/arm/mach-imx/common.c
AgeCommit message (Collapse)Author
2017-06-19imx: fix errors when CONFIG_SOC_IMX6SLL is not definedAlejandro Mery
I'm not exactly sure how to properly fix the cpuidle part as the whole file seems to assume all IMX* are enabled so this is mostly a "bug-report" instead of a proper patch arch/arm/mach-imx/built-in.o: In function `init_mmdc_lpddr2_settings': platform-imx-dma.c:(.text+0x9938): undefined reference to `imx6sll_lpddr2_freq_change' platform-imx-dma.c:(.text+0x993c): undefined reference to `imx6sll_lpddr2_freq_change' arch/arm/mach-imx/built-in.o: In function `imx6sl_init_late': platform-imx-dma.c:(.init.text+0xdef0): undefined reference to `imx6sll_cpuidle_init' Signed-off-by: Alejandro Mery <amery@hanoverdisplays.com>
2016-11-16MLK-13344-04 ARM: imx: Add busfreq support on imx6sllBai Ping
Add bufreq driver support on i.MX6SLL. For i.MX6SLL, it only support LPDDR2 and LPDDR3. the DDR clock change flow is same on these two type of DDR. Signed-off-by: Bai Ping <ping.bai@nxp.com> (cherry picked from commit 8479afb4e7c52c6de1bedefb00a7cea4320fc14d)
2016-04-08MLK-12620 ARM: imx: correct i.MX7D fuse MAC1_ADDR offset addressFugang Duan
i.MX7d MAC1_ADDR fuse offset address is 0x640, i.MX6q/dl/sx/ul MAC1_ADDR fuse offset address is 0x620. Correct it for i.MX7d, otherwise read un-correct MAC address. Signed-off-by: Fugang Duan <fugang.duan@nxp.com> (cherry picked from commit:74ee5313534dd9453601f4428c4916d46405669f)
2016-03-07MLK-12400: ARM: imx: imx6q: lppdr2 mmdc timing settingsAdrian Alonso
Add support for saving initial boot mmdc timing settings, restore timming settings when switching from low to high lpddr2 ddr frequency. Signed-off-by: Adrian Alonso <adrian.alonso@nxp.com> Signed-off-by: Ranjani Vaidyanathan <ranjani.vaidyanathan@nxp.com> (Cherry picked from commit 6787b0fea9eb1ba5cc21e2faf232c3e7d80ac028)
2016-02-03MLK-12023-3: arm: imx6q: add lpddr2 bus frequency supportAdrian Alonso
Add busfreq support for imx6q lpddr2 pop target platform DDR scaling support for low bus frequency and high bus frequency mode (24Mhz/400Mhz) Update Copyrigth year info Signed-off-by: Adrian Alonso <aalonso@freescale.com> Signed-off-by: Anson Huang <b20788@freescale.com> (cherry picked from commit 91cff834d4f5d065fe8e7e60c1c1799f00990654)
2016-02-03MLK-12023-2: arm: imx6: refactor wfe ddr3 freq change low power modeAdrian Alonso
Refactor wfe_ddr3_freq_change to wfe_smp_freq_change in order to reuse enter/exit wfe standby low power mode. Signed-off-by: Adrian Alonso <aalonso@freescale.com> Signed-off-by: Anson Huang <b20788@freescale.com> (cherry picked from commit 4d92e1f5bab3480cb145821dce27960887e7a3ea)
2016-01-14MLK-11620 ARM: imx: single SOC config/compile supportBai Ping
Currently, all i.MX6 config (CONFIG_SOC_IMX6XXX) are enabled, so build and function are OK for every i.MX6 SOC, however, when only one SOC config is selected in menu config, for example, users only needs i.MX6SL, they might deselect all reset SOC configs, then the build will fail, this is unacceptable. Signed-off-by: Anson Huang <b20788@freescale.com> Signed-off-by: Bai Ping <b51503@freescale.com>