Age | Commit message (Collapse) | Author |
|
Clock audio from clkm as
a pre-condition of disabling pllp_out1 and plla
when I2S is in slave mode.
Change-Id: I1706c2989cf7ad9045526ceba3326777b702868a
Reviewed-on: http://git-master/r/76391
Signed-off-by: ScottPeterson <speterson@nvidia.com>
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Change-Id: I243508cc553ebf22bb5594a9461019abfec24b65
Reviewed-on: http://git-master/r/77753
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Reviewed-on: http://git-master/r/76692
Change-Id: Iaf9e52fd84f91ad275e1836eda5417c5bd70db02
Signed-off-by: Scott Williams <scwilliams@nvidia.com>
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/77737
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
Tegra3 platform may boot with one of the predefined fixed PLLP
(peripheral PLL) output rates: 216MHz, 408MHz, or 204MHz. This
commit implements auto-detection of PLLP rate, and debug uart
configuration during kernel uart initialization.
Bug 928260
Change-Id: I3fac4c462f28ac3dc1c72c0cc0f8f87fa0a809c4
Reviewed-on: http://git-master/r/75849
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
Signed-off-by: Alex Frid <afrid@nvidia.com>
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/77294
Reviewed-by: Automatic_Commit_Validation_User
|
|
remove CONFIG_USB_HOTPLUG and add default_enable into tegra_ehci_platform_data
We can't use different def_config because whistler & ventana source code
is merged in same tree.
BUG 923705
Change-Id: I3dfdf237d80865831264f02104c89c8088101905
Reviewed-on: http://git-master/r/74574
Signed-off-by: Kurt Yi <kyi@nvidia.com>
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/75888
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
|
|
boost the camera i2c speed to 271KHz to improve the performance of
camera app, the max i2c speed the hardware of this board allowed is
285KHz.
bug 922387
Change-Id: I57544494c480eb9f1d4686a0021e4cc489d854ba
Signed-off-by: Charlie Huang <chahuang@nvidia.com>
Reviewed-on: http://git-master/r/73272
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
Reviewed-on: http://git-master/r/74553
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
cleanup ram console related source codes and move most of the
implementation in board files to common.c since ram console is a common
debug mechanism.
bug 873307
Signed-off-by: Haley Teng <hteng@nvidia.com>
Reviewed-on: http://git-master/r/54598
Reviewed-on: http://git-master/r/66588
(cherry picked from commit 119ce36b7bed370a528dfebc80bd79698118248d)
Change-Id: I8b769b422305101a97f1fbc99db4af48dc7d4f25
Reviewed-on: http://git-master/r/71961
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
Reviewed-on: http://git-master/r/74552
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Tested-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
|
|
This platform_device will be used for struct iommu_ops for SMMU in
addition to iovmm-smmu exclusively.
Change-Id: I8a15ba5ce40cd4bd5df255ecbe70a79a33fe8209
Signed-off-by: Hiroshi DOYU <hdoyu@nvidia.com>
Reviewed-on: http://git-master/r/72216
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Krishna Reddy <vdumpa@nvidia.com>
Reviewed-by: Varun Wadekar <vwadekar@nvidia.com>
|
|
Enable uarte as loopback interface for Cardhu and Enterprise boards.
Bug 845036
Bug 921090
Signed-off-by: Pradeep Goudagunta <pgoudagunta@nvidia.com>
Change-Id: Ib27a9dadeefec11fdf5a31ecd887eb2d788350d0
Reviewed-on: http://git-master/r/73178
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Pradeep Goudagunta <pgoudagunta@nvidia.com>
|
|
Bug 886459
Change-Id: If7fb3e26c0a1a16bc61929eba6f0a62d7522cb05
Signed-off-by: Raj Jayaraman <rjayaraman@nvidia.com>
Reviewed-on: http://git-master/r/69568
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Register the battery peak current management device, that can trigger
cpu frequency/voltage change when GPIO is triggered by battery current
monitoring device.
Change-Id: I5a79ed2d3e057a51a7dc3953b8c252f4ee5b9a6a
Signed-off-by: Anshul Jain <anshulj@nvidia.com>
Reviewed-on: http://git-master/r/68816
Reviewed-on: http://git-master/r/69104
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Lokesh Pathak <lpathak@nvidia.com>
Tested-by: Lokesh Pathak <lpathak@nvidia.com>
|
|
Set i2s_sync clocks as parent of audio clocks in tegra_clk_init_table.
Entries are added only for active I2s ports for corresponding Tegra30
board.
Bug 911332
Change-Id: I86440cbff6432fcec3de249c9baf46aab785122f
Signed-off-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-on: http://git-master/r/69757
Reviewed-by: Automatic_Commit_Validation_User
Reviewed-by: Scott Peterson <speterson@nvidia.com>
|
|
Add audio and modem voice call support for E1197 board.
Bug 906348
Change-Id: Idb0d6263233c7aaebd1134b0c1e71560b6439079
Signed-off-by: Raj Jayaraman <rjayaraman@nvidia.com>
Reviewed-on: http://git-master/r/68282
Reviewed-by: Lokesh Pathak <lpathak@nvidia.com>
Tested-by: Lokesh Pathak <lpathak@nvidia.com>
|
|
Bug 878736
Bug 886459
(cherry picked from commit b840e235505829d7e11f2a984fb39d34bfb8f8d9)
Signed-off-by: Raj Jayaraman <rjayaraman@nvidia.com>
Change-Id: I08e48d03eced6e24f2b005d6f6a73cd4fec5c368
Reviewed-on: http://git-master/r/68295
Reviewed-by: Simone Willett <swillett@nvidia.com>
Tested-by: Simone Willett <swillett@nvidia.com>
|
|
Added functions for register and unregister usb hsic device with
kernel. Updated xmm platform data with these function pointers.
BUG 787270
Reviewed-on: http://git-master/r/65092
(cherry picked from commit 7655d416cfef35bd68c9b0daf16253b4f4e013c6)
Change-Id: Ie3c5478164a4ee1a5b2e00e39827bb005d30a904
Reviewed-on: http://git-master/r/68392
Reviewed-by: Lokesh Pathak <lpathak@nvidia.com>
Tested-by: Lokesh Pathak <lpathak@nvidia.com>
|
|
Added tc1, tc2, and passive delay to thermal framework
parameters.
Made thermal offsets more explicit and clean.
In throttling code, instead of using one 10 second 640000 entry,
split this into five 2 second entries. This will give better
temperature stability.
bug 877359
Change-Id: Idc463ab18bdabb7a0472f4f6572195bf76067bd4
Signed-off-by: Joshua Primero <jprimero@nvidia.com>
Reviewed-on: http://git-master/r/68029
Reviewed-by: Diwakar Tundlam <dtundlam@nvidia.com>
|
|
Refactored Thermal module so that thermal device
drivers themselves are agnostic of the thermal
framework. Also separated throttle limit constraints
from EDP table.
Reviewed-on: http://git-master/r/57990
Reviewed-on: http://git-master/r/63338
Cherry-picked from 8d0610bdd03c3490b718f11bc2108f45cd868533.
Change-Id: I4f87889c9cdc88daac1e6173043bab1f2e7cebfd
Signed-off-by: Joshua Primero <jprimero@nvidia.com>
Reviewed-on: http://git-master/r/66551
Reviewed-by: Diwakar Tundlam <dtundlam@nvidia.com>
|
|
Modifies the bluesleep and rfkill platform driver registration to be more concise
and mirror the style of other similar code.
Change-Id: If5100248d0fe9cf00c1b78acbc72e3f45d173fa9
Signed-off-by: Matt Wagner <mwagner@nvidia.com>
Reviewed-on: http://git-master/r/64601
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R0ec1bc987d0286bfdff3a5db5ccd142050a38872
|
|
XMM modem requires GPIO power on sequence before modem
software can be downloaded to it.
BUG 828389
Reviewed-on: http://git-master/r/46801
(cherry picked from commit 675f98979d6c6a281631d6590be5c7b6e5352b6f)
Change-Id: I56847ff0c002b9b6858c16ecca1bb9e9b18e3a60
Reviewed-on: http://git-master/r/62772
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Re8d8478d1c96ff6a405c19aaf5b8d14659134c2f
|
|
Reviewed-on: http://git-master/r/51212
(cherry-picked from commit a9abc3b04bed4a8aae95e17656aaa61240464b01)
Change-Id: I6dc8be53772bc71e27b3f0329cfd8752e00d31b3
Reviewed-on: http://git-master/r/55087
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R1a2c4aa54df847591bc52b704ed5f3ba552a3ebe
|
|
Added configuration option TEGRA_PLLM_RESTRICTED - when enabled,
PLLM - memory PLL - usage may be restricted to modules with dividers
capable of dividing maximum PLLM frequency at minimum voltage. When
disabled, PLLM is available as a clock source with no restrictions
(current configuration), which may effectively increase lower limit
for core voltage if high grade SDRAM is used.
Implemented PLLM restrictions in Tegra3 clock framework and DVFS, but
keep them disabled by default.
Bug 884419
Signed-off-by: Alex Frid <afrid@nvidia.com>
(cherry picked from commit 5313ebcae92839146870d5865bc0f4cd08b35c61)
(cherry picked from commit 634647a9d2a8c1e03c8d98d0b2199950c947acc3)
Change-Id: I012452d92830ad6b63ec407350568b8c316b3caa
Reviewed-on: http://git-master/r/66512
Reviewed-by: Lokesh Pathak <lpathak@nvidia.com>
Tested-by: Lokesh Pathak <lpathak@nvidia.com>
Rebase-Id: R22de0f09e7af2640499ec8cd96e974328d78bace
|
|
Bug: 862023
Change-Id: Ib27dacada3f66d50b84c0c7ebbd90e116a141dae
Signed-off-by: Nikesh Oswal <noswal@nvidia.com>
Reviewed-on: http://git-master/r/63250
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Rebase-Id: R9f0f6301c843c5ab0956fc503a3ab8132ca8ad5f
|
|
add i2s device for voice call, i2s port id for codecs and
baseband parameters
Bug: 862023
Change-Id: I1aa1f3159458b7b5d5729ed9ba96cbf0c1a477fd
Signed-off-by: Nikesh Oswal <noswal@nvidia.com>
Reviewed-on: http://git-master/r/62619
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Rebase-Id: Rad3c2c383aaaba2b89af6d5e14549c4ef2c23327
|
|
Bug: 862023
Change-Id: I11a209103bf108e765ce745093d3b4e9d0126d29
Signed-off-by: Nikesh Oswal <noswal@nvidia.com>
Reviewed-on: http://git-master/r/62085
Reviewed-by: Rohan Somvanshi <rsomvanshi@nvidia.com>
Rebase-Id: R9e6489ed58327cfc28f16a79af2952a160545a37
|
|
Bug 872652
Change-Id: I89e505f6dedbb9de1a457f797362265cf06e76bb
Signed-off-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-on: http://git-master/r/59631
Reviewed-by: Scott Peterson <speterson@nvidia.com>
Reviewed-by: Stephen Warren <swarren@nvidia.com>
Rebase-Id: R32ad00191e44737732e40c3710077069dee7946c
|
|
USB charger regulator info is sent through platform data
Regulator power rails do not change and hence need to be
constant and should be defined in driver file directly.
Bug 869211
Change-Id: Icf5a10968ac4207a1f9b846b714b765f78d807ac
Reviewed-on: http://git-master/r/50805
Reviewed-on: http://git-master/r/62018
Reviewed-by: Krishna Yarlagadda <kyarlagadda@nvidia.com>
Tested-by: Krishna Yarlagadda <kyarlagadda@nvidia.com>
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
Rebase-Id: R102ae1f4baab37e0fe3c648a2b1fde02f34d4e45
|
|
1) configuring pinmux
2) create pn544_i2c_platform_data
3) register i2c device info using i2c_register_board_info
Bug 846684
Bug 873017
Change-Id: I6cc370d3ee6cc5df6b75db19bb719275e465f344
Reviewed-on: http://git-master/r/62746
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R334a9cc8f86c90214b2415b3b855d5f234ad7a11
|
|
Disabling usb3 as it is not used on enterprise.
Bug 885298
Reviewed-on: http://git-master/r/57201
(cherry picked from commit a74f09883bd09355e1b4e8c322dff279f8505b5b)
Change-Id: I77c00284ea8dd96a39aa267a0a6784cb8caf3a7a
Reviewed-on: http://git-master/r/63257
Reviewed-by: Lokesh Pathak <lpathak@nvidia.com>
Tested-by: Lokesh Pathak <lpathak@nvidia.com>
Rebase-Id: R8f0f9a693ec579e50658e97e4198c6b243455903
|
|
OTG host register/unregister functions were duplicated identically
across all board files, making the code difficult to maintain (and
actually some boards did not get all some code fixes leading to the same
bug being met again and again). This patch moves this common code into
tegra-otg.c.
Bug 884315
Signed-off-by: Alexandre Courbot <acourbot@nvidia.com>
Change-Id: I99b118664f0481f6c5470411b43f36609e0feb52
Reviewed-on: http://git-master/r/61763
Reviewed-by: Lokesh Pathak <lpathak@nvidia.com>
Tested-by: Lokesh Pathak <lpathak@nvidia.com>
Rebase-Id: R0f6060514c017946cc9ae2ba2f04a1c134d14d9b
|
|
Bug: 862023
Change-Id: I62a66cdf12fb78132d78b2e6853d32c3f8a8d68a
Signed-off-by: Nikesh Oswal <noswal@nvidia.com>
Reviewed-on: http://git-master/r/58675
Reviewed-by: Stephen Warren <swarren@nvidia.com>
Reviewed-by: Scott Peterson <speterson@nvidia.com>
Rebase-Id: Rfa42d87cff0a75794fe69ffbecba6e501448509e
|
|
Bug: 862023
Change-Id: Ibdb12ce9ae50b30e4c25ea43adc4c8c7e6516858
Signed-off-by: Nikesh Oswal <noswal@nvidia.com>
Reviewed-on: http://git-master/r/59863
Reviewed-by: Scott Peterson <speterson@nvidia.com>
Reviewed-by: Stephen Warren <swarren@nvidia.com>
Rebase-Id: R780104b6f8c11bc22c95245989ff517977244267
|
|
Removed Tegra3 pll_m refcount from common and board initialization.
As a result pll_m is turned off when all client clocks are disabled.
Added pll_m disable/enable control via PMC registers - this one
actually works on Tegra3; kept clock register control in place, just
in case.
Originally implemented in dee91eaf47a7e6b392e9663170dcfdcdde73446c.
Bug 888476
Change-Id: Ifa70d25ce8d93abc12c741d3a51b32110db3f7dd
Reviewed-on: http://git-master/r/60129
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rf4201b6244e1dc202793730afa900a6b15b658b9
|
|
Bug: 862023
Change-Id: I3163c5560b9ca37f627eca477b267056e04ba4ab
Signed-off-by: Nikesh Oswal <noswal@nvidia.com>
Reviewed-on: http://git-master/r/56576
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Ra7c5aab6e023d7a8d086883e359993cb87a66464
|
|
Bug 872652
Change-Id: Ic170dc2fc86f74d9e67d3b73a6f83368597dafcb
Signed-off-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-on: http://git-master/r/54975
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R96e76083f2cf154be6c450aff9005a0057bf5cb4
|
|
Also re-arranged tegra_nvavp code so that it is common accross boards
Bug 880623
Change-Id: I7d634a718e07e07e945fb512466b3a0672aea7e2
Reviewed-on: http://git-master/r/54487
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R78e4af97d967003560e80efce79d6b22d6d66c4f
|
|
Enabling the XCVR setup for USB using USB calibration
fuses.
Bug 867817
Reviewed-on: http://git-master/r/51575
(cherry picked from commit 5c9d3b4c06bd22e1d6aae31c0fbe67fc5f7e1902)
Change-Id: If74435b8d9db7eb7a60d5c27f6b6e23cae890fb6
Reviewed-on: http://git-master/r/54652
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R640f690ad3a38c20888c34009bda495fbb5ba755
|
|
Enabling the PMU interrupt for detection of USB
when there is no clock to controller.
Bug 864005
Reviewed-on: http://git-master/r/51079
(cherry picked from commit 792cf8a95646bf3bbd61653cd46b6218254a6ac2)
Change-Id: I0055af3379c9e4eda62097192affe7f1843f785a
Reviewed-on: http://git-master/r/54691
Reviewed-by: Rakesh Bodla <rbodla@nvidia.com>
Tested-by: Rakesh Bodla <rbodla@nvidia.com>
Reviewed-by: Venkat Moganty <vmoganty@nvidia.com>
Rebase-Id: Rd9b2e8cedae91bf9fb63fd6bd2bf69bf3c729526
|
|
Using the correct GPIO number for "atmel-irq" which conflits with mpu3050 irq.
Due to the double usage of gpio_request for same gpio number mpu3050 was failing
to register on i2c.
Change-Id: I08a323e56ec29383517621bd36a0995ce2d93eb2
Signed-off-by: Sachin Nikam <snikam@nvidia.com>
Reviewed-on: http://git-master/r/52858
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
Reviewed-by: Joseph Lehrer <jlehrer@nvidia.com>
Tested-by: Joseph Lehrer <jlehrer@nvidia.com>
Rebase-Id: Rcc277b7b8aaa0fe32f0a56403981c0ad59aedfef
|
|
Bug 862023
Change-Id: I0ba560f471088302d6197c564f02606a25f2a5db
Reviewed-on: http://git-master/r/51072
Tested-by: Sumit Bhattacharya <sumitb@nvidia.com>
Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Tested-by: Bharat Nihalani <bnihalani@nvidia.com>
Rebase-Id: Rfeed9cb02b08e8673c0b4784d2eedc672c3b4bfc
|
|
Change-Id: I3d68c141cb515a024432ff5c2b40481494d178f7
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/50909
Rebase-Id: Rc7e5a79c13087c8f58dc50fa6304206f39dd287e
|
|
Providing the clock source based on preference.
bug 870388
Original-Change-Id: I1d5cda35a4d0d70082bf03d7ee02c8322920691a
Reviewed-on: http://git-master/r/50256
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Rebase-Id: Ra743104afc3a5389e2bb2f4f3dc6b29a121326ee
|
|
Change-Id: Ica6e0b11d11b367cdf7c34d5045457c0d26fad40
Signed-off-by: Dan Willemsen <dwillemsen@nvidia.com>
Reviewed-on: http://git-master/r/50590
Rebase-Id: Rbf8ec3026b7f7dbff4f579a3d576a71cc3191544
|
|
Change-Id: I7c92f95981ca666229df90aacf704b9bb1c3731a
Signed-off-by: Scott Williams <scwilliams@nvidia.com>
Reviewed-on: http://git-master/r/49288
Reviewed-by: Daniel Willemsen <dwillemsen@nvidia.com>
Tested-by: Daniel Willemsen <dwillemsen@nvidia.com>
Rebase-Id: R4ca8ae91b3f1b6f6be8d961cb893cb06bb8346cb
|
|
Original-Change-Id: I9d0af98a233fd189d7e85c446c027180bf3f1d0b
Signed-off-by: Varun Wadekar <vwadekar@nvidia.com>
Reviewed-on: http://git-master/r/47723
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R026272b9ef44065c75e0a5fe8b2b8b515ecb268e
|
|
Adding the regulator information needed for
usb charging.
Bug 854993
Original-Change-Id: Ie2a1d1b91e19a37d6fc437fa9ec933172f682259
Reviewed-on: http://git-master/r/47530
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R92a452aa3f7ed564382ff2bf757d9c9e1faf1048
|
|
Updated i2c platform data to add scl_gpio and sda_gpio as
a array so it will take care of multiplexing also.
Bug 854305
Original-Change-Id: I671a3b54ea12c53ef873f5766cf393b23c0df34e
Reviewed-on: http://git-master/r/46628
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rc955615a3903d724a5cd32c2a34a341208a506a9
|
|
Added the code for arbitration lost recovery mechanism for i2c
driver and Initialize gpio number for i2c clock and data as
part of platform data.
bug 854305
Original-Change-Id: Icdc243a5025c766d65816542a6d5aabd61e6eee1
Reviewed-on: http://git-master/r/43200
Reviewed-by: Bandi Krishna Chaitanya <bandik@nvidia.com>
Tested-by: Bandi Krishna Chaitanya <bandik@nvidia.com>
Reviewed-by: Alok Chauhan <alokc@nvidia.com>
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Rebase-Id: R11e00587725418e6e6ef5d0fa2f718424cc0635e
|
|
Add board support needed for PMU switch off when tsensor
detects temperature > TH3 threshold set.
bug 850047
Original-Change-Id: I7a283cedc735264dd8ea52801f7f1a103e9293cb
Reviewed-on: http://git-master/r/41531
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rc4bf2206a7207e28434b46baed442cd6f2797fbc
|
|
Added EDP support for Enterprise board via ext temp sensor nct1008
Bug 824621
Original-Change-Id: I476b9ad2cb46620d4775e6ee6e102b45f2b4dc27
Reviewed-on: http://git-master/r/43144
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: Rd0a03e8e8786fc76dd57149d9df315d084072cae
|
|
Added the board level suspend/resume and call the console
suspend from board level suspend/resume.
bug 820536
Original-Change-Id: I246265241246dc0682870571c927bd23023e5aca
Reviewed-on: http://git-master/r/41448
Reviewed-by: Laxman Dewangan <ldewangan@nvidia.com>
Tested-by: Laxman Dewangan <ldewangan@nvidia.com>
Reviewed-by: Bitan Biswas <bbiswas@nvidia.com>
Reviewed-by: Narendra Damahe <ndamahe@nvidia.com>
Rebase-Id: Re1f3dd4f75ee05456899d9a67f74ae84f9572654
|
|
Adding board specific suspend and resume call apis through platform
data.
Added call of these function at appropriate stage of suspend/resume.
Added mechanism to select the uart debug channel base address through
variable so that board file can directly change this.
bug 820536
bug 832273
Original-Change-Id: Ia9ff3b8a8d2faa1071a8ff634960e6a6c8a43d40
Reviewed-on: http://git-master/r/34494
Reviewed-by: Varun Colbert <vcolbert@nvidia.com>
Tested-by: Varun Colbert <vcolbert@nvidia.com>
Rebase-Id: R6d7bfb3f8f9152779f5138cbcd1b7a9e9a9545df
|