summaryrefslogtreecommitdiff
path: root/arch/arm/mach-ux500/cache-l2x0.c
AgeCommit message (Expand)Author
2014-07-10ARM: ux500: remove pointless cache setup complexityLinus Walleij
2014-05-30ARM: l2c: ux500: don't try to change the L2 cache auxiliary control registerRussell King
2014-05-30ARM: l2c: ux500: remove cache size overrideRussell King
2014-05-30ARM: l2c: ux500: implement dummy write_sec methodRussell King
2014-05-30ARM: l2c: fix register namingRussell King
2013-09-17ARM: ux500: disable outer cache debugLinus Walleij
2013-06-27ARM: ux500: bail out on alien cpusLinus Walleij
2013-05-02Merge tag 'multiplatform-for-linus' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds
2013-04-08ARM: ux500: get rid of <mach/[hardware|db8500-regs].h>Linus Walleij
2013-03-18ARM: mach-ux500: enable 128KB way L2 cache on DB8540Maxime Coquelin
2013-01-29ARM: ux500: de-globalize <mach/id.h>Linus Walleij
2012-08-09ARM: ux500: reform Ux500 family namesLinus Walleij
2012-05-14Merge branch 'ux500/delete-u5500' into next/socArnd Bergmann
2012-05-02ARM: ux500: delete U5500 supportLinus Walleij
2012-05-02ARM: ux500: core U9540 supportLinus Walleij
2012-03-16ARM: ux500: Enable PL310 Level 2 Cache Controller in Device TreeLee Jones
2012-01-20mach-ux500: do not override outer.inv_allsrinidhi kasagar
2011-10-08Merge branch 'stericsson/fixes' into next/cleanupArnd Bergmann
2011-08-30mach-ux500: factor out l2x0 handling codeLinus Walleij
generated by cgit v1.2.3 (git 2.0.4) at 2024-12-27 14:27:44 +0000